component

GT74LVC6G14TD

Public Made by Adom

by adom

GTIC Logic ICs, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icsgt74lvc6g14tdfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers gt74lvc6g14td: viewers · Ray 13d ago
gt74lvc6g14td-etched.glb Publish 0.1.0 · Ray 13d ago
gt74lvc6g14td-etched.step gt74lvc6g14td: factory component page (tier=lcsc) · Ray 13d ago
gt74lvc6g14td-hero.glb gt74lvc6g14td: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
gt74lvc6g14td-hero.overlay.json Publish 0.1.0 · Ray 13d ago
gt74lvc6g14td.glb Publish 0.1.0 · Ray 13d ago
gt74lvc6g14td.kicad_mod Publish 0.1.0 · Ray 13d ago
gt74lvc6g14td.kicad_sym Publish 0.1.0 · Ray 13d ago
gt74lvc6g14td.lbr Publish 0.1.0 · Ray 13d ago
gt74lvc6g14td.step Publish 0.1.0 · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago

GT74LVC6G14TD

GTIC · Logic ICs · TSSOP-14

GT74LVC6G14TD from GTIC, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input 1 of inverter 1 is a Schmitt-trigger input whose recommended voltage range is 0 to 5.5 V.
2 1Y output Output 1 of inverter 1 provides ±24-mA drive at 3.3 V.
3 2A input Input 2 of inverter 2 is a Schmitt-trigger input whose recommended voltage range is 0 to 5.5 V.
4 2Y output Output 2 of inverter 2 provides ±24-mA drive at 3.3 V.
5 3A input Input 3 of inverter 3 is a Schmitt-trigger input whose recommended voltage range is 0 to 5.5 V.
6 3Y output Output 3 of inverter 3 provides ±24-mA drive at 3.3 V.
7 GND power_in Ground reference for the device.
8 4Y output Output 4 of inverter 4 provides ±24-mA drive at 3.3 V.
9 4A input Input 4 of inverter 4 is a Schmitt-trigger input whose recommended voltage range is 0 to 5.5 V.
10 5Y output Output 5 of inverter 5 provides ±24-mA drive at 3.3 V.
11 5A input Input 5 of inverter 5 is a Schmitt-trigger input whose recommended voltage range is 0 to 5.5 V.
12 6Y output Output 6 of inverter 6 provides ±24-mA drive at 3.3 V.
13 6A input Input 6 of inverter 6 is a Schmitt-trigger input whose recommended voltage range is 0 to 5.5 V.
14 VCC power_in Positive supply with a recommended operating range of 1.65 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer GTIC
Package TSSOP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Positive-going input threshold voltage VT+ 0.7 1.4 V VCC=1.65 V 7
Positive-going input threshold voltage VT+ 1 1.7 V VCC=2.3 V 7
Positive-going input threshold voltage VT+ 1.3 2 V VCC=3 V 7
Positive-going input threshold voltage VT+ 1.9 3.1 V VCC=4.5 V 7
Positive-going input threshold voltage VT+ 2.2 3.7 V VCC=5.5 V 7
Negative-going input threshold voltage VT- 0.25 0.7 V VCC=1.65 V 7
Negative-going input threshold voltage VT- 0.4 1 V VCC=2.3 V 7
Negative-going input threshold voltage VT- 0.8 1.3 V VCC=3 V 7
Negative-going input threshold voltage VT- 1.1 2 V VCC=4.5 V 7
Negative-going input threshold voltage VT- 1.4 2.5 V VCC=5.5 V 7
Hysteresis (VT+, VT-) ΔVT 0.3 1 V VCC=1.65 V 7
Hysteresis (VT+, VT-) ΔVT 0.4 1 V VCC=2.3 V 7
Hysteresis (VT+, VT-) ΔVT 0.5 1 V VCC=3 V 7
Hysteresis (VT+, VT-) ΔVT 0.6 1 V VCC=4.5 V 7
Hysteresis (VT+, VT-) ΔVT 0.7 1.1 V VCC=5.5 V 7
High-level output voltage VOH 1.2 V IOH=-4 mA, 1.65 V 7
High-level output voltage VOH 1.9 V IOH=-8 mA, 2.3 V 7
High-level output voltage VOH 2.4 V IOH=- 16 mA, 3 V 7
High-level output voltage VOH 2.3 V IOH=-24 mA 7
High-level output voltage VOH 3.8 V IOH=-32 mA, 4.5 V 7
Low-level output voltage VOL 0.1 V IOL=100 μA, 1.65 V to 5.5 V 7
Low-level output voltage VOL 0.45 V IOL=4 mA, 1.65 V 7
Low-level output voltage VOL 0.3 V IOL=8 mA, 2.3 V 7
Low-level output voltage VOL 0.4 V IOL=16 mA, 3 V 7
Low-level output voltage VOL 0.55 V IOL=24 mA 7
Input leakage current (A input) II -5 5 μA VI=5.5 V or GND 0 to 5.5 V 7
Power-down leakage current Ioff -10 0 10 μA VI or VO=5.5 V 7
Quiescent supply current ICC 10 μA VI=5.5 V or GND, IO=0, 1.65 V to 5.5 V 7
Additional quiescent supply current per input ΔICC 500 μA One input at VCC, 0.6 V, Other inputs at VCC or GND, 3 V to 5.5 V 7
Propagation delay A to Y tpd 3.9 13 ns VCC=1.8 V ±0.15 V, TA=25°C 8
Propagation delay A to Y tpd 1.9 5 ns VCC=2.5 V ±0.2 V, TA=25°C 8
Propagation delay A to Y tpd 2.2 4.5 ns VCC=3.3 V ±0.3 V, TA=25°C 8
Propagation delay A to Y tpd 1.5 4.2 ns VCC=5 V ±0.5 V, TA=25°C 8
Supply voltage range VCC -0.5 6.5 V 5
Input voltage range VI -0.5 6.5 V 5
Voltage range applied to any output in the high-impedance or power-off state VO -0.5 6.5 V 5
Voltage range applied to any output in the high or low state VO -0.5 V high or low state (max VCC+0.5 V) 5
Input clamp current IIK -50 mA VI<0 5
Output clamp current IOK -50 mA VO<0 5
Continuous output current IO -50 50 mA 5
Continuous current through VCC or GND -100 100 mA 5
Junction temperature under bias TJ 150 ℃ 5
Storage temperature range Tstg -65 150 ℃ 5
Supply voltage VCC 1.65 5.5 V 6
Input voltage VI 0 5.5 V 6
Output voltage VO 0 V max VCC 6
High-level output current IOH -4 mA VCC=1.65 V 6
High-level output current IOH -8 mA VCC=2.3 V 6
High-level output current IOH -16 mA VCC=3 V 6
High-level output current IOH -24 mA VCC=3 V 6
High-level output current IOH -32 mA VCC=4.5 V 6
Low-level output current IOL 4 mA VCC=1.65 V 6
Low-level output current IOL 8 mA VCC=2.3 V 6
Low-level output current IOL 16 mA VCC=3 V 6
Low-level output current IOL 24 mA VCC=3 V 6
Low-level output current IOL 32 mA VCC=4.5 V 6
Operating free-air temperature TA -40 125 ℃ 6
Junction-to-ambient thermal resistance (TSSOP-14) θJA 180 °C/W 6
Junction-to-case thermal resistance (TSSOP-14) θJC 35 °C/W 6

CAD (KiCad official)

  • Symbol: GT74LVC6G14TD
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: gt74lvc6g14td-etched.step / gt74lvc6g14td-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); gt74lvc6g14td.step / gt74lvc6g14td.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: GTIC datasheet (15 pp, sha256 fb0794f1db3b41a4, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus off (skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF