main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers gs8724-sr: viewers · Ray 7d ago
gs8724-sr-etched.glb Publish 0.1.0 · Ray 7d ago
gs8724-sr-etched.step gs8724-sr: factory component page (tier=lcsc) · Ray 7d ago
gs8724-sr-hero.glb gs8724-sr: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
gs8724-sr-hero.overlay.json Publish 0.1.0 · Ray 7d ago
gs8724-sr.glb Publish 0.1.0 · Ray 7d ago
gs8724-sr.kicad_mod Publish 0.1.0 · Ray 7d ago
gs8724-sr.kicad_sym Publish 0.1.0 · Ray 7d ago
gs8724-sr.lbr Publish 0.1.0 · Ray 7d ago
gs8724-sr.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

GS8724-SR

Gainsil · Operational Amplifier · SOP-14

GS8724-SR from Gainsil, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTA output Output of amplifier A, rail-to-rail output swing.
2 INA- input Inverting input of amplifier A; inputs should stay within VSS-0.1V to VDD+0.1V.
3 INA+ input Non-inverting input of amplifier A; inputs should stay within VSS-0.1V to VDD+0.1V.
4 VDD power_in Positive supply, 2.1V to 5.5V single supply, with a 0.1uF ceramic bypass capacitor placed close to the pin.
5 INB+ input Non-inverting input of amplifier B; inputs should stay within VSS-0.1V to VDD+0.1V.
6 INB- input Inverting input of amplifier B; inputs should stay within VSS-0.1V to VDD+0.1V.
7 OUTB output Output of amplifier B, rail-to-rail output swing.
8 OUTC output Output of amplifier C, rail-to-rail output swing.
9 INC- input Inverting input of amplifier C; inputs should stay within VSS-0.1V to VDD+0.1V.
10 INC+ input Non-inverting input of amplifier C; inputs should stay within VSS-0.1V to VDD+0.1V.
11 VSS power_in Negative supply or ground; the supply range from VDD to VSS is 2.1V to 5.5V.
12 IND+ input Non-inverting input of amplifier D; inputs should stay within VSS-0.1V to VDD+0.1V.
13 IND- input Inverting input of amplifier D; inputs should stay within VSS-0.1V to VDD+0.1V.
14 OUTD output Output of amplifier D, rail-to-rail output swing.

Key specifications

Parameter Value
Manufacturer Gainsil
Package SOP-14
Category Amplifiers/Comparators
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Power Supply Voltage (VDD to Vss) -0.5 7.5 V 2
Analog Input Voltage (IN+ or IN-) -0.5 0.5 V min printed as Vss-0.5V; max printed as VDD+0.5V (referenced to supply rails, not absolute) 2
PDB Input Voltage -0.5 7 V min printed as Vss-0.5V 2
Operating Temperature Range -40 125 °C 2
Junction Temperature 160 °C 2
Storage Temperature Range -55 150 °C 2
Lead Temperature (soldering) 260 °C soldering, 10 sec 2
ESD Susceptibility HBM 8 KV HBM 2
ESD Susceptibility MM 400 V MM 2
Input Offset Voltage VOS 3.5 mV +25℃ 3
Input Offset Voltage VOS 3.9 mV 0℃ to 70℃ 3
Input Offset Voltage VOS 4.3 mV -40℃ to 85℃ 3
Input Offset Voltage VOS 4.6 mV -40℃ to 125℃ 3
Input Common Mode Voltage Range VCM -0.1 5.6 V VS = 5.5V 3
Common Mode Rejection Ratio CMRR 65 dB VS = 5.5V, VCM = -0.1V to 4V; +25℃ 3
Common Mode Rejection Ratio CMRR 64 dB VS = 5.5V, VCM = -0.1V to 4V; 0℃ to 70℃ 3
Common Mode Rejection Ratio CMRR 63 dB VS = 5.5V, VCM = -0.1V to 4V; -40℃ to 125℃ 3
Open-Loop Voltage Gain AOL 80 dB RL = 600Ω, VO = 0.15V to 4.85V; +25℃ 3
Open-Loop Voltage Gain AOL 76 dB RL = 600Ω, VO = 0.15V to 4.85V; 0℃ to 70℃ 3
Open-Loop Voltage Gain AOL 75 dB RL = 600Ω, VO = 0.15V to 4.85V; -40℃ to 85℃ 3
Open-Loop Voltage Gain AOL 68 dB RL = 600Ω, VO = 0.15V to 4.85V; -40℃ to 125℃ 3
Output Current IOUT 55 mA +25℃ 3
Output Current IOUT 45 mA 0℃ to 70℃ 3
Output Current IOUT 42 mA -40℃ to 85℃ 3
Output Current IOUT 38 mA -40℃ to 125℃ 3
DISABLE Voltage-Off 0.8 V 3
DISABLE Voltage-On 2 V 3
Operating Voltage Range 2.1 5.5 V 3
Power Supply Rejection Ratio PSRR 74 dB VS = +2.5V to +5.5V, VCM = (-VS) + 0.5V, IOUT = 0; +25℃ 3
Power Supply Rejection Ratio PSRR 72 dB VS = +2.5V to +5.5V, VCM = (-VS) + 0.5V, IOUT = 0; 0℃ to 70℃ 3
Power Supply Rejection Ratio PSRR 68 dB VS = +2.5V to +5.5V, VCM = (-VS) + 0.5V, IOUT = 0; -40℃ to 125℃ 3
Quiescent Current/Amplifier IQ 1.5 mA VS = +2.5V to +5.5V, VCM = (-VS) + 0.5V, IOUT = 0; +25℃ 3
Quiescent Current/Amplifier IQ 1.65 mA VS = +2.5V to +5.5V, VCM = (-VS) + 0.5V, IOUT = 0; 0℃ to 70℃ 3
Quiescent Current/Amplifier IQ 1.7 mA VS = +2.5V to +5.5V, VCM = (-VS) + 0.5V, IOUT = 0; -40℃ to 85℃ 3
Quiescent Current/Amplifier IQ 1.85 mA VS = +2.5V to +5.5V, VCM = (-VS) + 0.5V, IOUT = 0; -40℃ to 125℃ 3

CAD (KiCad official)

  • Symbol: GS8724-SR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: gs8724-sr-etched.step / gs8724-sr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); gs8724-sr.step / gs8724-sr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Gainsil datasheet (18 pp, sha256 7d4bae44a19b3397, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF