component

GS8142-SR

Public Made by Adom

by adom

Gainsil Operational Amplifier, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentamplifiers-comparatorsgs8142-srfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
gs8142-sr / README.md
History Download
Ray Publish 0.1.0 66cd7af 11d ago

GS8142-SR

Gainsil · Operational Amplifier · SOP-8

GS8142-SR from Gainsil, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTA output Amplifier A output with rail-to-rail swing, able to source or sink 20mA (RL = 10Ω to VS/2).
2 INA- input Amplifier A inverting input; common-mode range extends from VSS-0.1V to VDD+0.1V, absolute maximum VSS-0.5V to VDD+0.5V.
3 INA+ input Amplifier A non-inverting input; common-mode range extends from VSS-0.1V to VDD+0.1V, absolute maximum VSS-0.5V to VDD+0.5V.
4 VSS power_in Negative supply or ground; single-supply operation from 1.4V to 5.5V between VDD and VSS.
5 INB+ input Amplifier B non-inverting input; common-mode range extends from VSS-0.1V to VDD+0.1V, absolute maximum VSS-0.5V to VDD+0.5V.
6 INB- input Amplifier B inverting input; common-mode range extends from VSS-0.1V to VDD+0.1V, absolute maximum VSS-0.5V to VDD+0.5V.
7 OUTB output Amplifier B output with rail-to-rail swing, able to source or sink 20mA (RL = 10Ω to VS/2).
8 VDD power_in Positive supply, 1.4V to 5.5V (absolute maximum 7.5V to VSS); bypass with a 0.1µF ceramic capacitor placed close to the pin.

Key specifications

Parameter Value
Manufacturer Gainsil
Package SOP-8
Category Amplifiers/Comparators
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage VOS 0.4 3 mV VCM = VS/2 3
Common-Mode Voltage Range VCM -0.1 5.6 V VS = 5.5V 3
Common-Mode Rejection Ratio CMRR 63 77 dB VS = 5V, VCM = -0.1V to 2.5V 3
Common-Mode Rejection Ratio CMRR 68 83 dB VS = 5V, VCM = -0.1V to 5.1V 3
Open-Loop Voltage Gain AOL 75 84 dB Vs=1.4V, RL = 50kΩ, VO = Vs-0.1V 3
Open-Loop Voltage Gain AOL 87 93 dB Vs=5V, RL = 50kΩ, VO = Vs-0.1V 3
Output Voltage Swing from Rail (high) VOH 1.39 1.395 V Vs=1.4V, RL = 50kΩ 3
Output Voltage Swing from Rail (low) VOL 4.5 10 mV Vs=1.4V, RL = 50kΩ 3
Output Voltage Swing from Rail (high) VOH 4.99 4.997 V Vs=5V, RL = 50kΩ 3
Output Voltage Swing from Rail (low) VOL 3.5 10 mV Vs=5V, RL = 50kΩ 3
Power Supply Rejection Ratio PSRR 69 80 dB VS = +1.4V to +5.5V, VCM = +0.5V 3
Operating Voltage Range 1.4 5.5 V 3
Power Supply Voltage (VDD to Vss) -0.5 7.5 V 2
Operating Temperature Range -40 125 °C 2
Junction Temperature 160 °C 2
Storage Temperature Range -55 150 °C 2
Lead Temperature 260 °C soldering, 10sec 2
Package Thermal Resistance SOP-8 (junction-to-ambient) θJA 125 °C/W TA=+25℃ 2
ESD Susceptibility (HBM) 6 KV HBM 2
ESD Susceptibility (MM) 300 V MM 2

CAD (KiCad official)

  • Symbol: GS8142-SR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: gs8142-sr-etched.step / gs8142-sr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); gs8142-sr.step / gs8142-sr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Gainsil datasheet (15 pp, sha256 20a93225171d55e7, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF