Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

GP8102-F50-NH-SW

Guestgood · Digital To Analog Converters (DAC) · SOP-8

GP8102-F50-NH-SW from Guestgood, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connect; left floating.
2 NC unconnected No connect; left floating.
3 PWM input PWM signal input, 0%-100% duty, 50Hz to 50kHz, high level 2.7V-5.5V.
4 VCC power_in Power supply, 9V to 36V (24V typical), absolute maximum 36V.
5 GND power_in Ground; the sampling resistor Rs is connected between IOUT2 and GND.
6 IOUT2 input Analog current feedback input (sampling point) with Rs to GND, setting IOUT = DPWM*5V/Rs; the datasheet suggests a unidirectional TVS rated above 5V outside this pin.
7 IOUT output Analog current output, 0-20mA for the NH variant; the datasheet suggests a unidirectional TVS near the supply voltage outside this pin.
8 V5V power_out Internal 5V LDO output, must have an external 1uF capacitor, drive capability 10mA at VCC 24V.

Key specifications

Parameter Value
Manufacturer Guestgood
Package SOP-8
Category Data Acquisition
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage (VCC) VCC 9 24 36 V 5
Maximum voltage 36 V 2
Input voltage -0.3 V 2
Industrial operating temperature -40 85 ℃ 2
Storage temperature -50 125 ℃ 2
ESD protection 2000 V 2
PWM signal frequency fpwm 50 Hz 5
PWM signal duty cycle Dpwm 0 100 % 5
PWM periods to recognize input (KCYCLE) KCYCLE 1 7 7 PWM周期 5
Output voltage response time TACT 100 200 uS 5
Supply current ICC 1 2 mA VCC @24V, no load 5
Output current IOUT 0 20 mA 5
Output voltage error ΔIOUT 0.5 1 % 5
V5V drive capability IV5V 10 mA VCC @24V 5
Load resistance RL 800 Ω VCC@24V 5

CAD (KiCad official)

  • Symbol: GP8102-F50-NH-SW
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: gp8102-f50-nh-sw-etched.step / gp8102-f50-nh-sw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); gp8102-f50-nh-sw.step / gp8102-f50-nh-sw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Guestgood datasheet (9 pp, sha256 888f12fc8eae9a1e, retrieved 2026-10-19, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF