component
GP7596C
Public Made by Adomby adom
HaloChip AC-DC Controllers And Regulators, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownGP7596C
HaloChip · AC-DC Controllers And Regulators · SOP-8
GP7596C from HaloChip, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Chip ground pin (one of three GND pins on the GP7596X variant); the datasheet gives no separate electrical limit for this pin. |
| 2 | GND | power_in | Chip ground pin (one of three GND pins on the GP7596X variant); the datasheet gives no separate electrical limit for this pin. |
| 3 | GND | power_in | Chip ground pin (one of three GND pins on the GP7596X variant); the datasheet gives no separate electrical limit for this pin. |
| 4 | VCC | power_in | Chip supply pin to be decoupled by a bypass capacitor placed close to it; recommended VCC is 5 V and the absolute maximum is 6 V. |
| 5 | SW | passive | Drain of the internal power MOSFET; absolute maximum working voltage is 60 V and recommended operating range is 4.7 to 54 V. |
| 6 | SW | passive | Drain of the internal power MOSFET; absolute maximum working voltage is 60 V and recommended operating range is 4.7 to 54 V. |
| 7 | SW | passive | Drain of the internal power MOSFET; absolute maximum working voltage is 60 V and recommended operating range is 4.7 to 54 V. |
| 8 | SW | passive | Drain of the internal power MOSFET; absolute maximum working voltage is 60 V and recommended operating range is 4.7 to 54 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | HaloChip |
| Package | SOP-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| SW/SWS pin operating voltage | 60 | V | 3 | ||||
| VCC pin operating voltage | 6 | V | 3 | ||||
| Operating ambient temperature range | -40 | 85 | ℃ | 3 | |||
| Storage temperature | -55 | 150 | ℃ | 3 | |||
| Maximum junction temperature | 150 | ℃ | 3 | ||||
| Pin temperature (soldering, 10 s) | 260 | ℃ | Soldering 10 s | 3 | |||
| ESD capability, HBM | 3 | KV | Human body model, 100 pF discharged through 1.5 kΩ | 3 | |||
| ESD capability, MM | 250 | V | 3 | ||||
| SW/SWS pin operating voltage | 4.7 | 54 | V | 3 | |||
| Operating ambient temperature | -40 | 85 | ℃ | 3 | |||
| VCC pin operating voltage | 5 | V | 3 | ||||
| Package thermal resistance junction-to-ambient (SOP8) | θJA | 120 | ℃/W | SOP8 package | 3 | ||
| Package thermal resistance junction-to-case (SOP8) | θJC | 60 | ℃/W | SOP8 package | 3 | ||
| VCC startup current | I_Startup | 140 | uA | VCC=UVLO(OFF)-0.5V; test environment VCC=5 V, Tmp=25℃ | 4 | ||
| Operating current | I_VDD_Op | 250 | uA | Test environment VCC=5 V, Tmp=25℃ | 4 | ||
| VCC turn-on voltage | UVLO(OFF) | 3.7 | V | Test environment VCC=5 V, Tmp=25℃ | 4 | ||
| VCC turn-off voltage | UVLO(ON) | 2.8 | V | Test environment VCC=5 V, Tmp=25℃ | 4 | ||
| VCC operating voltage | VCC | 5 | V | SWS=40V, CVCC=1uF; test environment VCC=5 V, Tmp=25℃ | 4 | ||
| VCC clamp voltage | VCC clamp | 6 | V | ICC=20 mA | 4 | ||
| MOS turn-on threshold | VMOS_ON | -200 | mV | Test environment VCC=5 V, Tmp=25℃ | 4 | ||
| MOS turn-off threshold | VMOS_OFF | -10 | mV | Test environment VCC=5 V, Tmp=25℃ | 4 | ||
| MOS turn-on delay | TON_D | 120 | ns | Test environment VCC=5 V, Tmp=25℃ | 4 | ||
| MOS turn-off delay | TOFF_D | 30 | ns | Test environment VCC=5 V, Tmp=25℃ | 4 | ||
| MOS minimum on-time | TON_min | 2.5 | us | Test environment VCC=5 V, Tmp=25℃ | 4 | ||
| MOS minimum off-time | TOFF_min | 0.6 | us | Test environment VCC=5 V, Tmp=25℃ | 4 |
CAD (KiCad official)
- Symbol:
GP7596C - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
gp7596c-etched.step/gp7596c-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);gp7596c.step/gp7596c.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: HaloChip datasheet (7 pp, sha256
2ab85c17fd69900d, retrieved 2026-10-18, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).