Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

GN573D

GN Semic · Latches · SOP-20

GN573D from GN Semic, in a SOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input Tri-state output enable input (active low); high level places all outputs in high-impedance state.
2 D0 input Data input for bit 0 of the 8-bit latch.
3 D1 input Data input for bit 1 of the 8-bit latch.
4 D2 input Data input for bit 2 of the 8-bit latch.
5 D3 input Data input for bit 3 of the 8-bit latch.
6 D4 input Data input for bit 4 of the 8-bit latch.
7 D5 input Data input for bit 5 of the 8-bit latch.
8 D6 input Data input for bit 6 of the 8-bit latch.
9 D7 input Data input for bit 7 of the 8-bit latch.
10 GND power_in Ground reference (0V).
11 LE input Latch enable input (active high); high level enables transparent mode where outputs follow inputs, low level latches data at setup time before LE falling edge.
12 Q7 tri_state Tri-state latch output for bit 7 driven by D7; controlled by OE signal.
13 Q6 tri_state Tri-state latch output for bit 6 driven by D6; controlled by OE signal.
14 Q5 tri_state Tri-state latch output for bit 5 driven by D5; controlled by OE signal.
15 Q4 tri_state Tri-state latch output for bit 4 driven by D4; controlled by OE signal.
16 Q3 tri_state Tri-state latch output for bit 3 driven by D3; controlled by OE signal.
17 Q2 tri_state Tri-state latch output for bit 2 driven by D2; controlled by OE signal.
18 Q1 tri_state Tri-state latch output for bit 1 driven by D1; controlled by OE signal.
19 Q0 tri_state Tri-state latch output for bit 0 driven by D0; controlled by OE signal.
20 VCC power_in Supply voltage with recommended operating range 2.0V to 6.0V.

Key specifications

Parameter Value
Manufacturer GN Semic
Package SOP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: GN573D
  • Footprint: Package_SO:SOP-20_7.5x12.8mm_P1.27mm
  • 3D model: SOP-20, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 2.65 mm nominal SOIC height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: gn573d-etched.step / gn573d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); gn573d.step / gn573d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: GN Semic datasheet (14 pp, sha256 79ffe808e66961b6, retrieved 2026-10-01, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF