component

GM7A4001

Public Made by Adom

by adom

GATEMODE Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, MSOP-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmicgm7a4001
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

GM7A4001

GATEMODE · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · MSOP-8-EP

GM7A4001 from GATEMODE, in a MSOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage pin. Adjustable from 1.2V to 90V; requires an output capacitor greater than 2.2 μF for stability. Supplies up to 50 mA with internal short-circuit current limit (typ 120 mA).
2 FB input Feedback pin for the error amplifier. Connect to the tap of the external R1/R2 divider from OUT; regulation forces FB to the 0.8V internal reference (Vout = 0.8V × (R1+R2)/R2). Feedback pin current typ 0.01 μA.
3 NC unconnected No internal connection. Leave floating or tie to GND for best PCB layout.
4 GND power_in Device ground reference. Must be tied to the exposed thermal pad (EP), which shares the GND net and provides the primary thermal path to the PCB.
5 EN input Active-high enable input, CMOS-logic compatible. VENHI ≥ 1.0V enables the regulator; VENLO ≤ 0.4V places the device in shutdown (ISD typ 8 μA). Absolute-max 110V; may be tied to VIN for always-on operation (IEN typ 0.02 μA).
6 NC unconnected No internal connection. Leave floating or tie to GND for best PCB layout.
7 NC unconnected No internal connection. Leave floating or tie to GND for best PCB layout.
8 IN power_in Input supply pin, +7V to +100V operating (abs-max +110V). Requires an input capacitor greater than 0.47 μF (typ 1 μF) placed close to the pin. Dropout is 2.8V at IOUT = 50 mA.
EP GND power_in Exposed thermal pad on the bottom of the package, electrically tied to GND. Solder to a copper ground pour on the PCB to conduct heat away from the die.

Key specifications

Parameter Value
Manufacturer GATEMODE
Package MSOP-8-EP
Category PMIC
Pins 9

Ordering variants

Same part, different packaging or reel option.

  • GM7A4001
  • GM7A4001S

CAD (KiCad official)

  • Symbol: GM7A4001
  • Footprint: Package_SO:MSOP-8_3x3mm_P0.65mm
  • 3D model: MSOP-8-EP (KiCad packages3D, STEP)
  • 3D model files: gm7a4001-etched.step / gm7a4001-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); gm7a4001.step / gm7a4001.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: GATEMODE datasheet (5 pp, sha256 9ea341d460e5e0a3, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF