component

GM485E

Public Made by Adom

by adom

GATEMODE RS-485 / RS-422 ICs, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentinterfacegm485e
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

GM485E

GATEMODE · RS-485 / RS-422 ICs · SOP-8

GM485E from GATEMODE, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RO output Receiver output. With /RE low, RO is logic high when A-B ≥ -50mV and logic low when A-B ≤ -200mV. Drives a CMOS-level logic output to the host UART Rx.
2 /RE input Receiver output enable (active low). When /RE is low the RO output is enabled; when /RE is high RO is high-impedance. If /RE is high AND DE is low the device enters low-power shutdown mode (ICC ≈ 1nA typ).
3 DE input Driver output enable (active high). When DE is high the differential driver A/B is enabled; when DE is low the driver outputs are high-impedance. If /RE is high AND DE is low the device enters low-power shutdown mode.
4 DI input Driver data input. A logic low on DI forces the non-inverting driver output (A) low and the inverting output (B) high; a logic high forces A high and B low. Typically driven by the host UART Tx.
5 GND power_in Ground / device 0V reference.
6 A bidirectional Non-inverting receiver input and non-inverting driver output (RS-485/RS-422 bus line A). Withstands ±15kV HBM and ±12kV IEC 61000-4-2 contact discharge; input impedance ≈96kΩ (1/8 unit load). Absolute-max input voltage ±13V.
7 B bidirectional Inverting receiver input and inverting driver output (RS-485/RS-422 bus line B). Withstands ±15kV HBM and ±12kV IEC 61000-4-2 contact discharge; input impedance ≈96kΩ (1/8 unit load). Absolute-max input voltage ±13V.
8 VCC power_in Positive supply input, 3.0V ≤ VCC ≤ 5.5V (absolute max +7V). Bypass with a 0.1µF ceramic capacitor to GND close to the pin.

Key specifications

Parameter Value
Manufacturer GATEMODE
Package SOP-8
Category Interface
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • GM485E
  • GM485P

CAD (KiCad official)

  • Symbol: GM485E
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: gm485e-etched.step / gm485e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); gm485e.step / gm485e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: GATEMODE datasheet (13 pp, sha256 d8116d164fe03f91, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF