component

GM2500ACPZ-R7

Public Made by Adom

by adom

GONGMOSEMI DC-DC Converters, LQFN-12(2x2). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)gm2500acpz-r7factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
gm2500acpz-r7 / README.md
History Download
Ray Publish 0.1.0 d164c40 17d ago

GM2500ACPZ-R7

GONGMOSEMI · DC-DC Converters · LQFN-12(2x2)

GM2500ACPZ-R7 from GONGMOSEMI, in a LQFN-12(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AGND power_in Analog ground pin of the controller (模拟地).
2 EN input Precision enable pin: the device starts when the voltage rises above the 0.4 V enable threshold (50 mV hysteresis) and shuts down below it, and this pin must not be left floating.
3 VIN power_in Power input pin, which needs a low-ESR bypass capacitor placed as close as possible between this pin and PGND; the VIN operating range is 2.5 V to 5.5 V.
4 PGND power_in Power ground pin, to be soldered directly to the top-layer ground plane next to the VIN input capacitor.
5 SW output Switch node connected to the internal power switches and the inductor, which should be connected with short, wide traces; SW to PGND is rated −0.3 V to +6 V.
6 SW output Second switch node pin, tied to pin 5 and to the inductor with short, wide traces; SW to PGND is rated −0.3 V to +6 V.
7 PGND power_in Second power ground pin, to be soldered directly to the top-layer ground plane next to the second VIN capacitor.
8 VIN power_in Second power input pin, which needs its own low-ESR bypass capacitor placed as close as possible to this pin and PGND.
9 MODE/SYNC input Mode and clock-sync pin: grounded selects pulse-skip mode at light load, tied to VIN selects low-power mode, floating selects forced continuous mode, and an external square-wave clock synchronizes the switching frequency.
10 RT input Frequency-setting pin: tying to VIN selects the internal default of 2 MHz, while a resistor to ground sets 1 MHz to 3 MHz (or 3 MHz to 9 MHz for the high-frequency option), and the pin is ignored during external clock synchronization.
11 PGOOD output Power-good open-drain output that is pulled low when the output is outside the PGOOD threshold or above the overvoltage threshold, or when VIN is below UVLO, and requires an external pull-up.
12 FB input Feedback pin connected to the midpoint of the resistor divider between VOUT and AGND, with a typical regulated voltage of 0.5 V (0.495 V to 0.505 V for GM2500).
13 PGND passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer GONGMOSEMI
Package LQFN-12(2x2)
Category Power Management (PMIC)
Pins 13

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VIN, SW 至 PGND (absolute maximum) -0.3 6 V 5
EN, MODE/SYNC, RT, PGOOD, FB 至 AGND (absolute maximum) -0.3 6 V 5
存储温度范围 (absolute maximum) -65 150 °C 5
工作温度范围 (absolute maximum) -40 150 °C 5
工作电压 VPVIN 2.5 5.5 V 6
PVIN UVLO 上升阈值 VUVLO_RISING 2.35 2.45 V VVIN 上升 6
FB 电压精度 (GM2500) 0.495 0.5 0.505 V 6
频率范围 (1-3 MHz, variant A) 1 3 MHz 6
SYNC 频率范围 (1-3 MHz, variant A) fSYNC 1 3 MHz 6
内部默认时钟 (2 MHz row) fSW 1.9 2 2.1 MHz 6
内部默认时钟 (4 MHz row) fSW 3.8 4 4.2 MHz 6
外部设定时钟 (RRT=36.5kΩ, 2 MHz row) fSW 1.9 2 2.1 MHz RRT = 36.5kΩ 6
外部设定时钟 (4 MHz row) fSW 3.8 4 4.2 MHz 6
顶部限流值 (GM2500) IHS_LIM 9.1 10.1 A 6
最小导通时间 tMIN_ON 28 48 ns 6
下管负电流保护值 (GM2500) ILS_NEG_LIM -2.5 -1.5 A 7
EN 高电平阈值 VEN_RISING 0.375 0.4 0.425 V 7
PVIN UVLO 下降阈值 VUVLO_FALLING 150 mV VVIN 下降 6
静态电流 (低功耗模式) IQ_BURST 10 µA 低功耗模式，开关不工作 6
静态电流 (强制开关模式) IQ_FPWM 1 mA 强制开关模式，开关不工作 6
关机电流 ISHUTDOWN 1 µA VEN = 0V，关机模式 6
FB 电源调整率 0.05 %/V VVIN = 2.5V 至 5.5V 6
FB 漏电流 20 nA VFB = 0.5V 6
下管限流值 (GM2500) ILS_LIM 7.8 A 6
放电阻抗 RDIS 200 Ω VEN = 0V 7
SW 漏电流 ISW_LEAK 100 nA 7
EN 迟滞 VEN_HYS 50 mV 7
EN 漏电流 IEN_LEAK 20 nA VEN = 0.5V 7
SYNC 高低电平最小脉宽 VSYNC_MINON 40 ns 6
SYNC 引脚高电平阈值 VSYNC_HI 1.2 V 6
SYNC 引脚低电平阈值 VSYNC_LO 0.4 V 6
顶部导通电阻 RHS_ON 31 mΩ 6
下管导通电阻 RLS_ON 8 mΩ 6
PGOOD 上升阈值 95 % 7
PGOOD 迟滞 5 % 7
过压上升阈值 110 % 7
过压迟滞 5 % 7
PGOOD 延时 tPGOOD_DLY 120 µs 7
PGOOD 漏电流 IPGOOD_LEAK 10 nA VEN = 5.5V 7
开漏输出低电平 VOL 0.2 V 1mA 电流 7
软启时间 tSS 0.5 ms 7
热关断温度 (关机阈值，温度上升) TSD 165 °C 7
热关断迟滞 (开机阈值，温度下降) TSD_HYS 15 °C 7
结到环境热阻 θJA (12-pin LQFN 2x2) θJA 51 °C/W 5

CAD (KiCad official)

  • Symbol: GM2500ACPZ-R7
  • Footprint: Package_DFN_QFN:LQFN-12-1EP_2x2mm_P0.5mm_EP0.7x0.7mm
  • 3D model: LQFN-12(2x2), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal QFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: gm2500acpz-r7-etched.step / gm2500acpz-r7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); gm2500acpz-r7.step / gm2500acpz-r7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: GONGMOSEMI datasheet (20 pp, sha256 2cb8df8326d6f797, retrieved 2026-10-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF