component
GD32F310F8P6TR
Public Made by Adomby adom
GigaDevice Semicon Beijing Microcontrollers (MCU/MPU/SOC), TSSOP-20. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+222−8@@ -1,13 +1,232 @@ {+ "schema_version": 1,+ "type": "component", "slug": "gd32f310f8p6tr",+ "title": "GD32F310F8P6TR",+ "brief": "GigaDevice Semicon Beijing Microcontrollers (MCU/MPU/SOC), TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "GigaDevice Semicon Beijing Microcontrollers (MCU/MPU/SOC), TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "mcu", "gd32f310f8p6tr" ],+ "component": {+ "mpn": "GD32F310F8P6TR",+ "manufacturer": "GigaDevice Semicon Beijing",+ "package": "TSSOP-20",+ "pin_count": 20,+ "category": "MCU",+ "subcategory": "Microcontrollers (MCU/MPU/SOC)",+ "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2205311800_GigaDevice-Semicon-Beijing-GD32F310F8P6TR_C3028875.pdf",+ "parts": {+ "symbol": "gd32f310f8p6tr.kicad_sym",+ "footprint": "gd32f310f8p6tr.kicad_mod",+ "model_3d": "gd32f310f8p6tr.glb",+ "model_3d_step": "gd32f310f8p6tr.step",+ "lbr": "gd32f310f8p6tr.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "BOOT0",+ "type": "input",+ "description": "Boot-mode selection input. Sampled with BOOT1 (in option bytes) at the rising edge of NRST to select main flash, system memory (bootloader), or SRAM as the boot source."+ },+ {+ "number": "2",+ "name": "PF0-OSCIN",+ "type": "bidirectional",+ "description": "Port F bit 0 GPIO, 5 V tolerant. Alternate function CTC_SYNC (clock trim controller sync input); can also serve as HXTAL crystal input (OSCIN) when the external oscillator is enabled."+ },+ {+ "number": "3",+ "name": "PF1-OSCOUT",+ "type": "bidirectional",+ "description": "Port F bit 1 GPIO, 5 V tolerant. Additional function OSCOUT (HXTAL crystal output) when the external oscillator is enabled."+ },+ {+ "number": "4",+ "name": "NRST",+ "type": "bidirectional",+ "description": "Active-low device reset. Bidirectional pin: internal reset sources drive it low, and an external pull-down asserts a system reset. Internal weak pull-up is present; external RC to VDD recommended."+ },+ {+ "number": "5",+ "name": "VDDA",+ "type": "power_in",+ "description": "Analog power supply for the ADC, reset block, PLL, and internal oscillators. Must be tied to VDD (2.6-3.6 V) with proper decoupling; VSSA is shared with VSS in this package."+ },+ {+ "number": "6",+ "name": "PA0-WKUP",+ "type": "bidirectional",+ "description": "Port A bit 0 GPIO. Muxed alternates: USART1_CTS, I2C1_SCL. Additional analog/system functions: ADC_IN0, RTC_TAMP1, WKUP0 (deep-sleep wake-up)."+ },+ {+ "number": "7",+ "name": "PA1",+ "type": "bidirectional",+ "description": "Port A bit 1 GPIO. Muxed alternates: USART1_RTS, I2C1_SDA, EVENTOUT. Additional analog: ADC_IN1."+ },+ {+ "number": "8",+ "name": "PA2",+ "type": "bidirectional",+ "description": "Port A bit 2 GPIO. Muxed alternates: USART1_TX, TIMER14_CH0. Additional analog: ADC_IN2."+ },+ {+ "number": "9",+ "name": "PA3",+ "type": "bidirectional",+ "description": "Port A bit 3 GPIO. Muxed alternates: USART1_RX, TIMER14_CH1. Additional analog: ADC_IN3."+ },+ {+ "number": "10",+ "name": "PA4",+ "type": "bidirectional",+ "description": "Port A bit 4 GPIO. Muxed alternates: SPI0_NSS, I2S0_WS, USART1_CK, TIMER13_CH0, SPI1_NSS. Additional analog: ADC_IN4."+ },+ {+ "number": "11",+ "name": "PA5",+ "type": "bidirectional",+ "description": "Port A bit 5 GPIO. Muxed alternates: SPI0_SCK, I2S0_CK. Additional analog: ADC_IN5."+ },+ {+ "number": "12",+ "name": "PA6",+ "type": "bidirectional",+ "description": "Port A bit 6 GPIO. Muxed alternates: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BKIN, TIMER15_CH0, EVENTOUT. Additional analog: ADC_IN6."+ },+ {+ "number": "13",+ "name": "PA7",+ "type": "bidirectional",+ "description": "Port A bit 7 GPIO. Muxed alternates: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT. Additional analog: ADC_IN7."+ },+ {+ "number": "14",+ "name": "PB1",+ "type": "bidirectional",+ "description": "Port B bit 1 GPIO. Muxed alternates: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK. Additional analog: ADC_IN9."+ },+ {+ "number": "15",+ "name": "VSS",+ "type": "power_in",+ "description": "Device ground reference, 0 V. Also serves as VSSA analog ground on this TSSOP-20 package."+ },+ {+ "number": "16",+ "name": "VDD",+ "type": "power_in",+ "description": "Main digital supply, 2.6-3.6 V. Feeds internal 1.2 V LDO for the core. Decouple with 100 nF close to the pin plus a bulk 4.7 uF on the VDD/VDDA rail."+ },+ {+ "number": "17",+ "name": "PA9",+ "type": "bidirectional",+ "description": "Port A bit 9 GPIO, 5 V tolerant. Muxed alternates: USART0_TX, TIMER0_CH1, TIMER14_BKIN, I2C0_SCL."+ },+ {+ "number": "18",+ "name": "PA10",+ "type": "bidirectional",+ "description": "Port A bit 10 GPIO, 5 V tolerant. Muxed alternates: USART0_RX, TIMER0_CH2, TIMER16_BKIN, I2C0_SDA."+ },+ {+ "number": "19",+ "name": "PA13",+ "type": "bidirectional",+ "description": "Port A bit 13 GPIO, 5 V tolerant. Serial Wire Debug data line (SWDIO) after reset. Muxed alternates: IFRP_OUT (IR modulation output), SPI1_MISO."+ },+ {+ "number": "20",+ "name": "PA14",+ "type": "bidirectional",+ "description": "Port A bit 14 GPIO, 5 V tolerant. Serial Wire Debug clock (SWCLK) after reset. Muxed alternates: USART1_TX, SPI1_MOSI."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2205311800_GigaDevice-Semicon-Beijing-GD32F310F8P6TR_C3028875.pdf",+ "pages": 78,+ "sha256": "bd7f1b34d0ebdf35",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 20,+ "described": 20,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "GigaDevice Semicon Beijing",+ "Package": "TSSOP-20",+ "Category": "MCU",+ "Pins": "20"+ }+ },+ "variants": [+ {+ "mpn": "GD32F310F8P6TRF4P6",+ "kind": "packaging"+ },+ {+ "mpn": "GD32F310F8P6TRF6P6",+ "kind": "packaging"+ },+ {+ "mpn": "GD32F310F8P6TR",+ "kind": "packaging"+ },+ {+ "mpn": "GD32F310F8P6TRG8U6",+ "kind": "packaging"+ },+ {+ "mpn": "GD32F310F8P6TRK6T6",+ "kind": "packaging"+ },+ {+ "mpn": "GD32F310F8P6TRK8T6",+ "kind": "packaging"+ },+ {+ "mpn": "GD32F310F8P6TRK8U6",+ "kind": "packaging"+ },+ {+ "mpn": "GD32F310F8P6TRC8T6",+ "kind": "packaging"+ }+ ],+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "gd32f310f8p6tr"+ ],+ "discovery_pitch": "GD32F310F8P6TR (GigaDevice Semicon Beijing) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +244,5 @@ "docs/gd32f310f8p6tr-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }