component
GD25WD10CTIGR
Public Made by Adomby adom
GigaDevice Semicon Beijing NOR FLASH, SOP-8-150mil. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+116−8@@ -1,13 +1,126 @@ {+ "schema_version": 1,+ "type": "component", "slug": "gd25wd10ctigr",+ "title": "GD25WD10CTIGR",+ "brief": "Unknown NOR FLASH, SOP-8-150mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "Unknown NOR FLASH, SOP-8-150mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "memory", "gd25wd10ctigr" ],+ "component": {+ "mpn": "GD25WD10CTIGR",+ "manufacturer": "Unknown",+ "package": "SOP-8-150mil",+ "pin_count": 8,+ "category": "Memory",+ "subcategory": "NOR FLASH",+ "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/0c4adf5ef1c55b9b48b1fb5f3432c8b5.pdf",+ "parts": {+ "symbol": "gd25wd10ctigr.kicad_sym",+ "footprint": "gd25wd10ctigr.kicad_mod",+ "model_3d": "gd25wd10ctigr.glb",+ "model_3d_step": "gd25wd10ctigr.step",+ "lbr": "gd25wd10ctigr.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "CS#",+ "type": "input",+ "description": "Active-low chip select input. Enables the SPI interface when driven low; must be driven high (deselected) when the chip is not being accessed. Do not leave floating after power-on."+ },+ {+ "number": "2",+ "name": "SO/IO1",+ "type": "bidirectional",+ "description": "Serial data output in standard SPI mode (SO). In Dual Output Fast Read (3BH) mode this pin becomes bidirectional IO1. Data shifts out on the falling edge of SCLK."+ },+ {+ "number": "3",+ "name": "WP#",+ "type": "input",+ "description": "Active-low hardware write-protect input. When low, freezes the BP0-BP2 and SRP bits of the status register, preventing modification of the software-defined protected region."+ },+ {+ "number": "4",+ "name": "VSS",+ "type": "power_in",+ "description": "Ground reference (0V) for the device."+ },+ {+ "number": "5",+ "name": "SI/IO0",+ "type": "bidirectional",+ "description": "Serial data input in standard SPI mode (SI). In Dual Output Fast Read (3BH) mode this pin becomes bidirectional IO0. Data is latched on the rising edge of SCLK."+ },+ {+ "number": "6",+ "name": "SCLK",+ "type": "input",+ "description": "Serial clock input. Supports SPI Modes 0 and 3. Up to 100MHz on 3.0-3.6V, 70MHz on 2.1-3.0V, 50MHz on 1.65-2.1V."+ },+ {+ "number": "7",+ "name": "NC",+ "type": "unconnected",+ "description": "No internal connection. Can be left floating or tied to any potential."+ },+ {+ "number": "8",+ "name": "VCC",+ "type": "power_in",+ "description": "Single power supply input. Full operating range 1.65V to 3.6V. Decouple with a local bypass capacitor to VSS."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://datasheet.lcsc.com/datasheet/pdf/0c4adf5ef1c55b9b48b1fb5f3432c8b5.pdf",+ "pages": 45,+ "sha256": "ef2be06635296ee8",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 8,+ "described": 8,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "Unknown",+ "Package": "SOP-8-150mil",+ "Category": "Memory",+ "Pins": "8"+ }+ },+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "gd25wd10ctigr"+ ],+ "discovery_pitch": "GD25WD10CTIGR (Unknown) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +138,5 @@ "docs/gd25wd10ctigr-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }