component
GC2M0040120D
Public Made by Adomby adom
SUPSiC Silicon Carbide Field Effect Transistor (MOSFET), TO-247-3. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+39@@ -0,0 +1,39 @@+# GC2M0040120D++**SUPSiC** · Silicon Carbide Field Effect Transistor (MOSFET) · TO-247-3++GC2M0040120D from SUPSiC, in a TO-247-3. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | Gate | input | Gate control terminal with recommended operational voltage VGS = -5 V to +20 V and absolute maximum VGS = -10 V to +25 V. |+| 2 | Drain | passive | Drain terminal rated for maximum continuous drain current of 55 A at TC = 25°C and drain-source breakdown voltage of 1200 V. |+| 3 | Source | passive | Source terminal serving as reference point for gate-source voltage measurement and return path for drain current through the MOSFET channel. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | SUPSiC |+| Package | TO-247-3 |+| Category | Silicon Carbide (SiC) Devices |+| Pins | 3 |++## CAD (KiCad official)++- Symbol: `GC2M0040120D`+- Footprint: `Package_TO_SOT_THT:TO-247-3_Vertical`+- 3D model: TO-247-3 (KiCad packages3D, STEP)+- 3D model files: `gc2m0040120d-etched.step` / `gc2m0040120d-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `gc2m0040120d.step` / `gc2m0040120d.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [SUPSiC datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603122350380494848) (4 pp, sha256 `eb81896b9d0fd6c6`, retrieved 2026-09-18, tier: lcsc)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.2`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-4-6` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/gc2m0040120d-datasheet.pdf)
page.jsonadded+111@@ -0,0 +1,111 @@+{+ "slug": "gc2m0040120d",+ "version": "0.1.0",+ "type": "component",+ "description": "SUPSiC Silicon Carbide Field Effect Transistor (MOSFET), TO-247-3. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "silicon carbide (sic) devices",+ "gc2m0040120d",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "gc2m0040120d.kicad_sym",+ "gc2m0040120d.kicad_mod",+ "gc2m0040120d.glb",+ "gc2m0040120d.step",+ "gc2m0040120d.lbr",+ "docs/hero.png",+ "docs/gc2m0040120d-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "component": {+ "mpn": "GC2M0040120D",+ "manufacturer": "SUPSiC",+ "package": "TO-247-3",+ "pin_count": 3,+ "category": "Silicon Carbide (SiC) Devices",+ "subcategory": "Silicon Carbide Field Effect Transistor (MOSFET)",+ "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603122350380494848",+ "parts": {+ "symbol": "gc2m0040120d.kicad_sym",+ "footprint": "gc2m0040120d.kicad_mod",+ "model_3d": "gc2m0040120d-etched.glb",+ "model_3d_plain": "gc2m0040120d.glb",+ "model_3d_step": "gc2m0040120d-etched.step",+ "model_3d_step_plain": "gc2m0040120d.step",+ "lbr": "gc2m0040120d.lbr"+ },+ "distributor_links": {+ "lcsc": "C7435044"+ },+ "pins": [+ {+ "number": "1",+ "name": "Gate",+ "type": "input",+ "description": "Gate control terminal with recommended operational voltage VGS = -5 V to +20 V and absolute maximum VGS = -10 V to +25 V."+ },+ {+ "number": "2",+ "name": "Drain",+ "type": "passive",+ "description": "Drain terminal rated for maximum continuous drain current of 55 A at TC = 25°C and drain-source breakdown voltage of 1200 V."+ },+ {+ "number": "3",+ "name": "Source",+ "type": "passive",+ "description": "Source terminal serving as reference point for gate-source voltage measurement and return path for drain current through the MOSFET channel."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.2",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.2",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-4-6",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [],+ "pages_sent": 4,+ "cost_usd": 0.0804,+ "at": "2026-09-18T03:50:32"+ },+ "datasheet": {+ "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603122350380494848",+ "pages": 4,+ "sha256": "eb81896b9d0fd6c6",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 3,+ "described": 3,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}