component
GBI7A54NMAR
Public Made by Adomby adom
GOSEMICON Gate Drivers, DFN-8L-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownGBI7A54NMAR
GOSEMICON · Gate Drivers · DFN-8L-EP(4x4)
GBI7A54NMAR from GOSEMICON, in a DFN-8L-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Power supply to the low-side gate driver with an operating range of 8V to 20V; a 4.7uF bypass capacitor is recommended. |
| 2 | HB | power_in | High-side bootstrap supply with an integrated bootstrap diode; an external 100nF bootstrap capacitor is necessary, and the diode cathode should connect here if an external boot diode is used. Absolute maximum HB voltage is 120V. |
| 3 | HO | output | High-side gate driver output, referenced to HS, that connects to the high-side power MOSFET gate. |
| 4 | HS | power_in | High-side source connection that connects to the high-side power MOSFET source; recommended DC operating range is -1V to 100V (pulse below 100ns: -18V to 100V). |
| 5 | HI | input | High-side logic input with an input voltage range of -10V to 20V and TTL/CMOS-compatible thresholds. |
| 6 | LI | input | Low-side logic input with an input voltage range of -10V to 20V and TTL/CMOS-compatible thresholds. |
| 7 | VSS | power_in | Negative supply terminal, serving as the reference for the low-side driver output LO. |
| 8 | LO | output | Low-side gate driver output, referenced to VSS, that connects to the low-side power MOSFET gate; it withstands -2V transients for 100ns. |
| 9 | Thermal Pad | passive | Exposed thermal pad that must be grounded in the PCB layout. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | GOSEMICON |
| Package | DFN-8L-EP(4x4) |
| Category | Motor Driver ICs |
| Pins | 9 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage range | VDD | 8 | 20 | V | 4 | ||
| Input & Enable voltage range | VLI, HI | -10 | 20 | V | 4 | ||
| Voltage on HS (DC) | VHS | -1 | 100 | V | 4 | ||
| Voltage on HS (Pulse<100ns) | VHS | -18 | 100 | V | Pulse<100ns | 4 | |
| Voltage slew rate on HS | 50 | V/ns | 4 | ||||
| Operating junction temperature | TJ | -40 | 150 | °C | 4 | ||
| Supply Voltage | VDD | -0.3 | 20 | V | 3 | ||
| Logic Input | VLI, VHI | -10 | 20 | V | 3 | ||
| Voltage on Switching Node HS (DC) | VHS (DC) | -1 | 120 | V | 3 | ||
| Voltage on Switching Node HS (Pulse<100ns) | VHS (Pulse<100ns) | -20 | 120 | V | Pulse<100ns | 3 | |
| Voltage on HB | VHB | -0.3 | 120 | V | 3 | ||
| Operating junction temperature | TJ | -40 | 150 | °C | 3 | ||
| Storage temperature | TSTG | -65 | 150 | °C | 3 | ||
| ESD Human Body Model (HBM) | VESD | -2000 | 2000 | V | HBM per ANSI-JEDEC-JS-001-2014, all pins | 3 | |
| ESD Charged Device Model (CDM) | VESD | -1000 | 1000 | V | CDM per ANSI-JEDEC-JS-002-2014, all pins | 3 | |
| VDD quiescent current | IDD | 0.24 | 0.5 | mA | VLI=VHI=0 | 4 | |
| VDD operating current | IDDO | 2.2 | 5 | mA | f=500kHz, Cload=0 | 4 | |
| HB Quiescent current | IHB | 0.17 | 0.4 | mA | VLI=VHI=0 | 4 | |
| HB Operating current | IHBO | 2.1 | 4 | mA | f=500kHz, Cload=0 | 4 | |
| HB to VSS quiescent current | IHBS | 0 | 50 | uA | 4 | ||
| HB rising threshold with respect to HS | VHBR | 5 | 6.8 | 8 | V | with respect to HS | 5 |
| HB falling threshold with respect to HS | VHBF | 5 | 6.2 | 7 | V | with respect to HS | 5 |
| Input rising threshold | VIH | 1.9 | 2.1 | 2.4 | V | 5 | |
| Input falling threshold | VIT | 0.9 | 1.1 | 1.3 | V | 5 | |
| Input pulldown resistance | RIN | 100 | 220 | 350 | kΩ | 5 | |
| Low side low level output voltage | VLOL | 0.07 | 0.4 | V | ILO=100mA | 5 | |
| Low side high level output voltage | VLOH | 0.1 | 0.42 | V | ILO=-100mA, VLOH = VDD, VLO | 5 | |
| High side low level output voltage | VHOL | 0.07 | 0.4 | V | IHO=100mA | 5 | |
| High side high level output voltage | VHOH | 0.1 | 0.4 | V | IHO=-100mA, VHOH=VHB-VHO | 5 | |
| Low current forward voltage | VF | 0.5 | 0.8 | V | IVDD-HB=100uA | 5 | |
| High current forward voltage | VFI | 0.9 | 1 | V | IVDD-HB=100mA | 5 | |
| Dynamic resistance | RD | 0.5 | 1 | Ω | 5 | ||
| HB Quiescent current to VSS operating current | IHBSO | 1 | mA | 4 | |||
| VDD rising threshold | VDDR | 7 | V | 4 | |||
| VDD falling threshold | VDDF | 6.5 | V | 4 | |||
| VDD threshold hysteresis | VDDHYS | 0.5 | V | 4 | |||
| HB threshold hysteresis | VHBHYS | 0.6 | V | 5 | |||
| Input voltage Hysteresis | VIHYS | 1 | V | 5 | |||
| Output peak pullup current | ILSOURCE | 4 | A | VLO=0V | 5 | ||
| Output peak pulldown current | ILSINK | 4 | A | VLO=12V | 5 | ||
| Peak pullup current | IHSOURCE | 4 | A | VHO=0V | 5 | ||
| Peak pulldown current | IHSINK | 4 | A | VHO=12V | 5 | ||
| LO, HO Output rising time | TR | 7 | ns | CLoad=1.0nF | 5 | ||
| Output falling time | TF | 5 | ns | CLoad=1.0nF | 5 | ||
| VLI falling to VLO falling | TDLFF | 24 | ns | 5 | |||
| VHI falling to VHO falling | TDHFF | 24 | ns | 5 | |||
| VLI rising to VLO rising | TDLRR | 28 | ns | 5 | |||
| VHI rising to VHO rising | TDHRR | 28 | ns | 5 | |||
| From LO being ON to HO being OFF | TMON | 2 | ns | 6 | |||
| From LO being OFF to HO being ON | TMOFF | 2 | ns | 6 | |||
| Minimum input pulse that changes the output | TPW,min | 20 | ns | 6 | |||
| Bootstrap diode turn off time | TBST | 50 | ns | 6 | |||
| Junction to ambient thermal resistance (DFN-8) | RθJA | 36 | °C/W | DFN-8 column | 4 | ||
| Junction to case thermal resistance (DFN-8) | RθJC | 41 | °C/W | DFN-8 column | 4 |
CAD (KiCad official)
- Symbol:
GBI7A54NMAR - Footprint:
Package_DFN_QFN:DFN-8-1EP_4x4mm_P0.8mm_EP2.5x3.6mm - 3D model: DFN-8L-EP(4x4) (KiCad packages3D, STEP)
- 3D model files:
gbi7a54nmar-etched.step/gbi7a54nmar-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);gbi7a54nmar.step/gbi7a54nmar.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: GOSEMICON datasheet (19 pp, sha256
6083f7e7186336f9, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).