Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

G2022

WXNSIC · Gate Drivers · SOP-8

G2022 from WXNSIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Low-side supply pin, recommended 5 V to 20 V (absolute maximum -0.3 V to 25 V, referenced to VSS), with integrated UVLO at 4.4 V rising and 4.2 V falling that suppresses all outputs below threshold.
2 HIN input High-side logic input with VIH minimum 2.5 V and VIL maximum 0.8 V, logic input range 0 V to VCC, and an internal 800 kΩ pull-down to VSS; tie to VSS if unused.
3 LIN input Low-side logic input (printed with an overbar as LIN) with VIH minimum 2.5 V and VIL maximum 0.8 V, logic input range 0 V to VCC, and an internal 800 kΩ pull-up to VCC; tie to VCC if unused.
4 VSS power_in Ground reference for the device; all voltage ratings, logic thresholds and bias specifications are referenced to VSS.
5 LO output Low-side gate driver output in push-pull configuration, swinging between 0 V and VCC, with peak source current 1.2 A and sink current 1.5 A for pulses of 10 µs or less.
6 VS power_in High-side floating ground/return reference, recommended range -9 V to 250 V, tolerating a -9 V negative transient for 50 ns, with dVS/dt up to 50 V/ns.
7 HO output High-side gate driver output in push-pull configuration, swinging between VS and VB, with peak source current 1.2 A and sink current 1.5 A for pulses of 10 µs or less.
8 VB power_in High-side floating supply, to be kept between VS + 5 V and VS + 20 V (absolute maximum 275 V referenced to VSS), typically powered through a bootstrap circuit.

Key specifications

Parameter Value
Manufacturer WXNSIC
Package SOP-8
Category Motor Driver ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High-side floating supply voltage (VB), absolute max VB -0.3 275 V 5
Low-side supply voltage (VCC), absolute max VCC -0.3 25 V 5
Low-side output voltage (VLO), absolute max VLO -0.3 V 5
Logic input voltage (VIN), absolute max VIN -0.3 V 5
Allowable VS slew rate (dVS/dt), absolute max dVS/dt 50 V/ns 5
Package power dissipation (PD) PD 0.625 W TA ≤25°C 5
ESD human body model ESD 1.5 kV 5
ESD machine model ESD 500 V 5
Thermal resistance junction-to-ambient (RthJA) RthJA 200 °C/W 5
Junction temperature (TJ) TJ 150 °C 5
Storage temperature (TS) TS -55 150 °C 5
Lead temperature (TL) TL 300 °C 5
High-side floating ground voltage (VS), recommended VS -9 250 V 5
Low-side supply voltage (VCC), recommended VCC 5 20 V 5
Low-side output voltage (VLO), recommended VLO 0 V 5
Logic input voltage (VIN), recommended VIN 0 V 5
Ambient temperature (TA) TA -40 125 °C 5
Turn-on propagation delay tON 150 250 ns VS=0V 6
Turn-off propagation delay tOFF 140 250 ns VS=250V 6
Turn-on rise time tR 50 100 ns 6
Turn-off fall time tF 40 100 ns 6
Delay matching time (tON, tOFF) MT 50 ns 6
High-side floating supply leakage current ILK 50 μA VB=VS=250V 6
VBS quiescent current IQBS 10 20 μA VIN=0V or 5V 6
VCC quiescent current IQCC 190 600 μA VIN=0V or 5V 6
Input logic high threshold voltage VIH 2.5 V VCC=10Vto 20V 6
Input logic low threshold voltage VIL 0.8 V VCC=10Vto 20V 6
Output high-level voltage drop (VBIAS - VO) VOH 0.2 V IO=0A 6
Output low-level voltage drop (VO) VOL 0.1 V IO=0A 6
HIN logic '1' input bias current IHIN+ 6 10 μA HIN=5V 6
HIN logic '0' input bias current IHIN- 0 1 μA HIN=0V 6
LIN logic '1' input bias current ILIN+ 15 30 μA LIN=0V 6
LIN logic '0' input bias current ILIN- 10 20 μA LIN=5V 6

CAD (KiCad official)

  • Symbol: G2022
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: g2022-etched.step / g2022-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); g2022.step / g2022.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: WXNSIC datasheet (14 pp, sha256 08cba9d39a70331c, retrieved 2026-10-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF