Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

FT24C512A-TSR-T

FMD Fremont Micro Devices · EEPROM · SOP-8

FT24C512A-TSR-T from FMD Fremont Micro Devices, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Device address bit 0; hardwired to VIH or VIL by the user, internally recognized as VIL if left unconnected.
2 A1 input Device address bit 1; hardwired to VIH or VIL by the user, internally recognized as VIL if left unconnected.
3 A2 input Device address bit 2; hardwired to VIH or VIL by the user, internally recognized as VIL if left unconnected.
4 GND power_in Ground supply reference; VCC supplied to the device must monotonically rise from GND to minimum VCC level at power-up.
5 SDA bidirectional Serial data I/O; open-drain output that can be wired-OR with other open-drain devices, pulled high externally; VOL max 0.4 V at IOL = 2.1 mA (VCC = 3.0 V).
6 SCL input Serial clock input; rising edge latches data into the device, falling edge clocks data out; supports up to 400 kHz at 1.7 V and 1 MHz at 2.5-5.5 V.
7 WP input Write protect; all programming operations are disabled when driven to VIH or VCC, and allowed when driven to VIL or left unconnected; read operations are unaffected.
8 VCC power_in Positive supply voltage, 1.7 V to 5.5 V; a decoupling capacitor no smaller than 10 nF must be connected to this pin; supply current max 1 mA (read) / 4 mA (write) at VCC = 5.5 V.

Key specifications

Parameter Value
Manufacturer FMD Fremont Micro Devices
Package SOP-8
Category Memory
Pins 8

CAD (KiCad official)

  • Symbol: FT24C512A-TSR-T
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: ft24c512a-tsr-t-etched.step / ft24c512a-tsr-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ft24c512a-tsr-t.step / ft24c512a-tsr-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: FMD Fremont Micro Devices datasheet (18 pp, sha256 066bca3721bc527b, retrieved 2026-09-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF