component

FT24C08A-KLR-T

Public Made by Adom

by adom

FMD Fremont Micro Devices EEPROM, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentmemoryft24c08a-klr-tfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers ft24c08a-klr-t: viewers · Ray 3d ago
ft24c08a-klr-t-etched.glb Publish 0.1.0 · Ray 3d ago
ft24c08a-klr-t-etched.step ft24c08a-klr-t: factory component page (tier=lcsc) · Ray 3d ago
ft24c08a-klr-t-hero.glb ft24c08a-klr-t: hero GLB from the etched model (keeps the MPN mark) · Ray 3d ago
ft24c08a-klr-t-hero.overlay.json Publish 0.1.0 · Ray 3d ago
ft24c08a-klr-t.glb Publish 0.1.0 · Ray 3d ago
ft24c08a-klr-t.kicad_mod Publish 0.1.0 · Ray 3d ago
ft24c08a-klr-t.kicad_sym Publish 0.1.0 · Ray 3d ago
ft24c08a-klr-t.lbr Publish 0.1.0 · Ray 3d ago
ft24c08a-klr-t.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Publish 0.1.0 · Ray 3d ago

FT24C08A-KLR-T

FMD Fremont Micro Devices · EEPROM · SOT-23-5

FT24C08A-KLR-T from FMD Fremont Micro Devices, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SCL input Serial clock input; the rising edge latches data into the EEPROM and the falling edge clocks data out.
2 GND power_in Ground.
3 SDA bidirectional Serial data input and open-drain output; bi-directional, can be wired-OR with other open-drain devices, and is typically pulled high by an external resistor.
4 VCC power_in Power supply, 1.7V to 5.5V, with a decoupling capacitor of at least 10nF recommended.
5 WP input Write protect; programming is disabled when connected to VIH or VCC, and allowed when left unconnected or at VIL (internally recognized as VIL if unconnected).

Key specifications

Parameter Value
Manufacturer FMD Fremont Micro Devices
Package SOT-23-5
Category Memory
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Power supply VCC VCC1 1.7 5.5 V 12
Supply read current ICC1 0.2 0.5 mA VCC @ 5.0V SCL = 400 kHz 12
Supply write current ICC2 0.4 1 mA VCC @ 5.0V SCL = 400 kHz 12
Supply current ISB1 1 µA VCC @ 1.7V, VIN = VCC or VSS 12
Input leakage current IIL 3 µA VIN = VCC or VSS 12
Output leakage current ILO 3 µA VIN = VCC or VSS 12
Input low level VIL -0.6 V 12
Output low level VOL1 0.2 V VCC @ 1.7V, IOL = 0.15 mA 12
Output low level VOL2 0.4 V VCC @ 3.0V, IOL = 2.1 mA 12
Clock frequency, SCL fSCL 400 kHz Vcc 1.7 V 11
Clock frequency, SCL fSCL 1000 kHz Vcc 2.5V-5.5V 11
Clock pulse width low tLOW 1.3 µs Vcc 1.7 V 11
Clock pulse width low tLOW 0.4 µs Vcc 2.5V-5.5V 11
Clock pulse width high tHIGH 0.6 µs Vcc 1.7 V 11
Clock pulse width high tHIGH 0.4 µs Vcc 2.5V-5.5V 11
Noise suppression time tI 50 ns Vcc 1.7 V 11
Clock low to data out valid tAA 0.2 0.9 µs Vcc 1.7 V 11
Clock low to data out valid tAA 0.2 0.55 µs Vcc 2.5V-5.5V 11
Time the bus must be free before a new transmission can start tBUF 1.3 µs Vcc 1.7 V 11
Time the bus must be free before a new transmission can start tBUF 0.5 µs Vcc 2.5V-5.5V 11
START hold time tHD.STA 0.6 µs Vcc 1.7 V 11
START hold time tHD.STA 0.25 µs Vcc 2.5V-5.5V 11
START set-up time tSU.STA 0.6 µs Vcc 1.7 V 11
START set-up time tSU.STA 0.25 µs Vcc 2.5V-5.5V 11
Data in hold time tHD.DAT 0 µs Vcc 1.7 V 11
Data in set-up time tSU.DAT 100 ns Vcc 1.7 V 11
Input rise time tR 0.3 µs Vcc 1.7 V 11
Input fall time tF 300 ns Vcc 1.7 V 11
Input fall time tF 100 ns Vcc 2.5V-5.5V 11
STOP set-up time tSU.STO 0.6 µs Vcc 1.7 V 11
STOP set-up time tSU.STO 0.25 µs Vcc 2.5V-5.5V 11
Data out hold time tDH 50 ns Vcc 1.7 V 11
Vcc slew rate at power up tPWR,R 0.1 50 V/ms Vcc 1.7 V 11
Time required after VCC is stable before the device can accept commands tPUP 100 µs Vcc 1.7 V 11
Minimum time at Vcc=0V between power cycles tPOFF 500 ms Vcc 1.7 V 11
Write cycle time tWR 3 ms Vcc 1.7 V 11
Endurance 1e+06 Write Cycles 25℃, Page Mode, 3.3V 11
Industrial operating temperature -40 85 ℃ Industrial range 2
Storage temperature -50 125 ℃ 2
Input voltage on any pin relative to ground -0.3 V 2
Maximum voltage 8 V 2
ESD protection on all pins 4000 V 2

CAD (KiCad official)

  • Symbol: FT24C08A-KLR-T
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: ft24c08a-klr-t-etched.step / ft24c08a-klr-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ft24c08a-klr-t.step / ft24c08a-klr-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: FMD Fremont Micro Devices datasheet (22 pp, sha256 a8d22ace1cf0336d, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF