component
FT24C02A-ESR-T
Public Made by Adomby adom
FMD Fremont Micro Devices EEPROM, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownFT24C02A-ESR-T
FMD Fremont Micro Devices · EEPROM · SOP-8
FT24C02A-ESR-T from FMD Fremont Micro Devices, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A0 | input | Device address input (chip select); hardwired to VIH or VIL, and recognized as VIL if left unconnected. |
| 2 | A1 | input | Device address input (chip select); hardwired to VIH or VIL, and recognized as VIL if left unconnected. |
| 3 | A2 | input | Device address input (chip select); hardwired to VIH or VIL, and recognized as VIL if left unconnected. |
| 4 | GND | power_in | Ground. |
| 5 | SDA | bidirectional | Serial data input / open-drain output; bi-directional line that is typically pulled high by an external resistor and can be wire-ORed with other open-drain devices. |
| 6 | SCL | input | Serial clock input; rising edge latches data into the EEPROM and falling edge clocks data out. |
| 7 | NC | unconnected | No connect. |
| 8 | VCC | power_in | Power supply, 1.8V to 5.5V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | FMD Fremont Micro Devices |
| Package | SOP-8 |
| Category | Memory |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Power supply VCC | VCC1 | 1.8 | 5.5 | V | 11 | ||
| Industrial operating temperature | -40 | 85 | ℃ | 3 | |||
| Storage temperature | -50 | 125 | ℃ | 3 | |||
| Input voltage on any pin relative to ground | -0.3 | V | relative to ground; upper limit printed as VCC + 0.3V | 3 | |||
| Maximum voltage | 8 | V | 3 | ||||
| ESD protection on all pins | 2000 | V | all pins; printed as >2000V | 3 | |||
| Supply read current | ICC | 0.5 | 1 | mA | VCC @ 5.0V, SCL = 400 kHz | 11 | |
| Supply write current | ICC | 2 | 3 | mA | VCC @ 5.0V, SCL = 400 kHz | 11 | |
| Supply current (standby) | ISB1 | 1 | µA | VCC @ 1.8V, VIN = VCC or VSS | 11 | ||
| Input leakage current | IIL | 3 | µA | VIN = VCC or VSS | 11 | ||
| Output leakage current | ILO | 3 | µA | VIN = VCC or VSS | 11 | ||
| Input low level | VIL | -0.6 | V | 11 | |||
| Output low level | VOL1 | 0.2 | V | VCC @ 1.8V, IOL = 0.15 mA | 11 | ||
| Output low level | VOL2 | 0.4 | V | VCC @ 3.0V, IOL = 2.1 mA | 11 | ||
| Clock frequency, SCL | fSCL | 400 | kHz | VCC 1.8 V column | 10 | ||
| Clock frequency, SCL | fSCL | 1000 | kHz | VCC 2.5-5.0 V column | 10 | ||
| Clock pulse width low | tLOW | 1.3 | µs | VCC 1.8 V column | 10 | ||
| Clock pulse width low | tLOW | 0.4 | µs | VCC 2.5-5.0 V column | 10 | ||
| Clock pulse width high | tHIGH | 0.6 | µs | VCC 1.8 V column | 10 | ||
| Clock pulse width high | tHIGH | 0.4 | µs | VCC 2.5-5.0 V column | 10 | ||
| Noise suppression time | tI | 50 | ns | VCC 1.8 V column | 10 | ||
| Clock low to data out valid | tAA | 0.2 | 0.9 | µs | VCC 1.8 V column | 10 | |
| Clock low to data out valid | tAA | 0.2 | 0.55 | µs | VCC 2.5-5.0 V column | 10 | |
| Time the bus must be free before a new transmission can start | tBUF | 1.3 | µs | VCC 1.8 V column | 10 | ||
| Time the bus must be free before a new transmission can start | tBUF | 0.5 | µs | VCC 2.5-5.0 V column | 10 | ||
| START hold time | tHD.STA | 0.6 | µs | VCC 1.8 V column | 10 | ||
| START hold time | tHD.STA | 0.25 | µs | VCC 2.5-5.0 V column | 10 | ||
| START set-up time | tSU.STA | 0.6 | µs | VCC 1.8 V column | 10 | ||
| START set-up time | tSU.STA | 0.25 | µs | VCC 2.5-5.0 V column | 10 | ||
| Data in hold time | tHD.DAT | 0 | µs | VCC 1.8 V column | 10 | ||
| Data in set-up time | tSU.DAT | 100 | ns | VCC 1.8 V column | 10 | ||
| Input rise time | tR | 0.3 | µs | VCC 1.8 V column | 10 | ||
| Input fall time | tF | 300 | ns | VCC 1.8 V column | 10 | ||
| Input fall time | tF | 100 | ns | VCC 2.5-5.0 V column | 10 | ||
| STOP set-up time | tSU.STO | 0.6 | µs | VCC 1.8 V column | 10 | ||
| STOP set-up time | tSU.STO | 0.25 | µs | VCC 2.5-5.0 V column | 10 | ||
| Data out hold time | tDH | 50 | ns | VCC 1.8 V column | 10 | ||
| Write cycle time | tWR | 5 | ms | VCC 1.8 V column | 10 | ||
| Endurance | 1e+06 | write cycles | 25°C, Page Mode, 3.3V | 10 |
CAD (KiCad official)
- Symbol:
FT24C02A-ESR-T - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
ft24c02a-esr-t-etched.step/ft24c02a-esr-t-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ft24c02a-esr-t.step/ft24c02a-esr-t.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: FMD Fremont Micro Devices datasheet (19 pp, sha256
38ec8349dc9c509a, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).