component

FSV9512

Public Made by Adom

by adom

Forsinve RFID ICs, QFN-32(5x5). Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentrf and wirelessfsv9512factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

FSV9512

Forsinve · RFID ICs · QFN-32(5x5)

FSV9512 from Forsinve, in a QFN-32(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A1 input Address Line - selects register or I/O address in parallel interface modes
2 PVDD power_in Pad power supply - positive power supply for pad I/O circuits
3 DVDD power_in Digital Power Supply - positive supply voltage for digital core circuits
4 DVSS power_in Digital Ground - ground return for digital core circuits
5 PVSS power_in Pad power supply ground - ground return for pad I/O circuits
6 NRSTPD input Not Reset and Power Down - active low reset; when LOW internal current sinks switch off, oscillator inhibited, input pads disconnected; positive edge starts internal reset phase
7 SIGIN input Communication Interface Input - accepts digital serial data stream for S2C interface or external modulation
8 SIGOUT output Communication Interface Output - delivers serial data stream for S2C interface or external signal routing
9 SVDD power_in S2C Pad Power Supply - supplies power to S2C interface pads for secure IC communication
10 TVSS power_in Transmitter Ground - ground return for output stage of TX1 and TX2 drivers
11 TX1 output Transmitter 1 - RF output pin delivering modulated 13.56 MHz energy carrier signal
12 TVDD power_in Transmitter Power Supply - positive supply for RF transmitter output stage of TX1 and TX2
13 TX2 output Transmitter 2 - RF output pin delivering modulated 13.56 MHz energy carrier signal
14 TVSS power_in Transmitter Ground - ground return for output stage of TX1 and TX2 drivers
15 AVDD power_in Analog Power Supply - positive supply voltage for analog circuitry and RF section
16 VMID power_in Internal Reference Voltage - provides internal voltage reference for analog demodulation circuits
17 RX input Receiver Input - RF input pin for receiving demodulated signals from external antenna interface
18 AVSS power_in Analog Ground - ground return for analog and RF circuitry
19 AUX1 output Auxiliary Outputs - test and diagnostic signal output pin
20 AUX2 output Auxiliary Outputs - test and diagnostic signal output pin
21 OSCIN input Crystal Oscillator Input - input to inverting amplifier for 27.12 MHz crystal oscillator or external clock source
22 OSCOUT output Crystal Oscillator Output - output from inverting amplifier of 27.12 MHz oscillator circuit
23 IRQ output Interrupt Request - output pin to signal interrupt event to host microcontroller
24 ALE input Address Latch Enable - control signal to latch address bits into internal address latch when HIGH
25 D1 bidirectional Data Bus Bit 1 - 8-bit bidirectional data bus or multiplexed address/data line in parallel modes
26 D2 bidirectional Data Bus Bit 2 - 8-bit bidirectional data bus or multiplexed address/data line in parallel modes
27 D3 bidirectional Data Bus Bit 3 - 8-bit bidirectional data bus or multiplexed address/data line in parallel modes
28 D4 bidirectional Data Bus Bit 4 - 8-bit bidirectional data bus or multiplexed address/data line in parallel modes
29 D5 bidirectional Data Bus Bit 5 - 8-bit bidirectional data bus or multiplexed address/data line in parallel modes
30 D6 bidirectional Data Bus Bit 6 - 8-bit bidirectional data bus or multiplexed address/data line in parallel modes
31 D7 bidirectional Data Bus Bit 7 - 8-bit bidirectional data bus or multiplexed address/data line in parallel modes
32 A0 input Address Line - selects register or I/O address in parallel interface modes
33 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Forsinve
Package QFN-32(5x5)
Category RF And Wireless
Pins 33

CAD (KiCad official)

  • Symbol: FSV9512
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: QFN-32(5x5) (KiCad packages3D, STEP)
  • 3D model files: fsv9512-etched.step / fsv9512-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); fsv9512.step / fsv9512.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Forsinve datasheet (119 pp, sha256 deaac7a62cc57d38, retrieved 2026-09-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF