main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 28d ago
viewers fs4407a: viewers · Ray 28d ago
fs4407a-etched.glb fs4407a: factory component page (tier=lcsc) · Ray 28d ago
fs4407a-etched.step fs4407a: factory component page (tier=lcsc) · Ray 28d ago
fs4407a-hero.glb fs4407a: hero GLB from the etched model (keeps the MPN mark) · Ray 28d ago
fs4407a-hero.overlay.json Publish 0.1.0 · Ray 28d ago
fs4407a.glb Publish 0.1.0 · Ray 28d ago
fs4407a.kicad_mod Publish 0.1.0 · Ray 28d ago
fs4407a.kicad_sym Publish 0.1.0 · Ray 28d ago
fs4407a.lbr Publish 0.1.0 · Ray 28d ago
fs4407a.step Publish 0.1.0 · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Set visibility: public · Ray 28d ago
README.md Publish 0.1.0 · Ray 28d ago

FS4407A

FOSAN · MOSFETs · SOP-8

FS4407A from FOSAN, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET, tied with pins 2 and 3; drain-source voltage rated -30 V.
2 S passive Source of the P-channel MOSFET, tied with pins 1 and 3; continuous drain current rated -13 A at TA = 25°C.
3 S passive Source of the P-channel MOSFET, tied with pins 1 and 2; pulsed drain current rated -40 A.
4 G input Gate of the P-channel MOSFET with a threshold voltage of -1 V min to -2 V max at ID = -250 uA and a gate-source rating of ±20 V.
5 D passive Drain of the P-channel MOSFET, tied with pins 6, 7 and 8; RDS(ON) is 9.0 mΩ typ at VGS = -10 V.
6 D passive Drain of the P-channel MOSFET, tied with pins 5, 7 and 8; RDS(ON) is 14.5 mΩ typ at VGS = -4.5 V.
7 D passive Drain of the P-channel MOSFET, tied with pins 5, 6 and 8; drain-source voltage rated -30 V.
8 D passive Drain of the P-channel MOSFET, tied with pins 5, 6 and 7; the body diode forward drop is -1 V max at ISD = -2.3 A.

Key specifications

Parameter Value
Manufacturer FOSAN
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: FS4407A
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: fs4407a-etched.step / fs4407a-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); fs4407a.step / fs4407a.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: FOSAN datasheet (5 pp, sha256 9ba21ca6660fa1da, retrieved 2026-10-09, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF