main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers fs1012et: viewers · Ray 1d ago
fs1012et-etched.glb Publish 0.1.0 · Ray 1d ago
fs1012et-etched.step fs1012et: factory component page (tier=lcsc) · Ray 1d ago
fs1012et-hero.glb fs1012et: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
fs1012et-hero.overlay.json Publish 0.1.0 · Ray 1d ago
fs1012et.glb Publish 0.1.0 · Ray 1d ago
fs1012et.kicad_mod Publish 0.1.0 · Ray 1d ago
fs1012et.kicad_sym Publish 0.1.0 · Ray 1d ago
fs1012et.lbr Publish 0.1.0 · Ray 1d ago
fs1012et.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago
verification.json Verified: Published by the parts factory: tier lcsc, 3 pins · Ray 1d ago

FS1012ET

FUXINSEMI · MOSFETs · SOT-523

FS1012ET from FUXINSEMI, in a SOT-523. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; gate-source voltage limited to ±8 V absolute maximum, with gate threshold of 0.45 V min to 1.2 V max at VDS=VGS, ID=250µA, and ESD protection shown in the circuit diagram.
2 S passive Source terminal of the N-channel MOSFET, with the body diode between source and drain (forward voltage 1.2 V max at IS=0.3A).
3 D passive Drain terminal; drain-source voltage rated 20 V, continuous drain current 0.7 A and pulsed drain current 2.8 A.

Key specifications

Parameter Value
Manufacturer FUXINSEMI
Package SOT-523
Category Triode/MOS Tube/Transistor
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS 20 V 2
Gate-Source Voltage VGS -8 8 V 2
Continuous Drain Current ID 0.7 A 2
Pulsed Drain Current IDM 2.8 A 2
Power Dissipation PD 0.3 W 2
Junction Temperature TJ 150 ℃ 2
Storage Temperature TSTG -55 150 ℃ 2
Drain-source breakdown voltage V(BR)DSS 20 V VGS = 0V, ID = 250µA 2
Zero gate voltage drain current IDSS 1 µA VDS = 20V, VGS = 0V 2
Gate-body leakage current IGSS -5 5 µA VGS = ±8V, VDS = 0V 2
Gate threshold voltage VGS(th) 0.45 1.2 V VDS = VGS, ID = 250µA 2
Drain-source on-resistance RDS(on) 380 mΩ VGS = 4.5V, ID = 0.5A 2
Drain-source on-resistance RDS(on) 620 mΩ VGS = 2.5V, ID = 0.4A 2
Diode Forward voltage VDS 1.2 V VGS = 0V, IS = 0.3A 2
Input Capacitance Ciss 78 pF VDS = 10V, VGS = 0V, f = 1MHz 2
Output Capacitance Coss 15 pF 2
Reverse Transfer Capacitance Crss 7 pF 2
Turn-on delay time td(on) 8 nS VDD = 10V, VGS = 4.5V, ID = 0.3A, RGEN = 3.3Ω 2
Turn-on rise time tr 4 nS 2
Turn-off fall time tf 28 nS 2
Thermal Resistance from Junction to Ambient RθJA 510 ℃/W 2

CAD (KiCad official)

  • Symbol: FS1012ET
  • Footprint: Package_TO_SOT_SMD:SOT-523
  • 3D model: SOT-523, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.8 mm nominal SOT-523 height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: fs1012et-etched.step / fs1012et-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); fs1012et.step / fs1012et.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: FUXINSEMI datasheet (4 pp, sha256 15b7da4b85ef2b06, retrieved 2026-11-04, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF