component

FR8008HP

Public Made by Adom

by adom

FREQCHIP Microcontrollers (MCU/MPU/SOC), QFN-40(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersfr8008hpfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 15d ago
viewers fr8008hp: viewers · Ray 15d ago
fr8008hp-etched.glb Publish 0.1.0 · Ray 15d ago
fr8008hp-etched.step fr8008hp: factory component page (tier=lcsc) · Ray 15d ago
fr8008hp-hero.glb fr8008hp: hero GLB from the etched model (keeps the MPN mark) · Ray 15d ago
fr8008hp-hero.overlay.json Publish 0.1.0 · Ray 15d ago
fr8008hp.glb Publish 0.1.0 · Ray 15d ago
fr8008hp.kicad_mod Publish 0.1.0 · Ray 15d ago
fr8008hp.kicad_sym Publish 0.1.0 · Ray 15d ago
fr8008hp.lbr Publish 0.1.0 · Ray 15d ago
fr8008hp.step Publish 0.1.0 · Ray 15d ago
package.json Publish 0.1.0 · Ray 15d ago
page.json Set visibility: public · Ray 15d ago
README.md Publish 0.1.0 · Ray 15d ago

FR8008HP

FREQCHIP · Microcontrollers (MCU/MPU/SOC) · QFN-40(5x5)

FR8008HP from FREQCHIP, in a QFN-40(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DLDO_OUT power_out Internal LDO output.
2 RSTN input Global reset input (AI).
3 VDDIO power_in I/O supply voltage, 1.8 V to 3.5 V (recommended typical 2.9 V).
4 VBAT power_in Battery/supply voltage input, 2.0 V to 4.3 V (recommended typical 3.3 V).
5 BSW power_out Internal DC/DC converter output (switch node, AO).
6 BFB input Internal DC/DC feedback input.
7 VCHG power_in Charge-management supply input, 4.75 V to 5.25 V (recommended typical 5 V).
8 RF bidirectional Antenna input and output for the RF port.
9 XTALO_24M output 24 MHz crystal oscillator output.
10 XTALI_24M input 24 MHz crystal oscillator input.
11 PA7 bidirectional GPIO PA7; alternate functions I2C1.DAT, SPIM0.CSN, SPIS.MISO, UCTS0, UTXD1, PWM7, PDM.DAT, CLK.OUT, RS485.EN, I2S.MISO.
12 PA6 bidirectional GPIO PA6; alternate functions I2C1.CLK, SPIM0.CLK, SPIS.MOSI, URTS0, URXD1, PWM6, PDM.CLK, ANT.RX, SIROUT, I2S.MOSI.
13 PA5 bidirectional GPIO PA5; alternate functions I2C0.DAT, SPIM0.IO3, SPIS.CSN, UTXD0, USBDM, PWM5, PDM.DAT, ANT.TX, SIRIN, I2S.FRM.
14 PA4 bidirectional GPIO PA4; alternate functions I2C0.CLK, SPIM0.IO2, SPIS.CLK, URXD0, USBDP, PWM4, PDM.CLK, CLK.OUT, I2S.BCLK.
15 PA3 bidirectional GPIO PA3; alternate functions I2C1.DAT, SPIM0.IO1, SPIS.MISO, UCTS0, UTXD1, PWM3, PDM.DAT, WLAN.RX, I2S.MISO.
16 PA2 bidirectional GPIO PA2; alternate functions I2C1.CLK, SPIM0.IO0, SPIS.MOSI, URTS0, URXD1, PWM2, PDM.CLK, WLAN.TX, RS485.EN, I2S.MOSI.
17 PA1 bidirectional GPIO PA1; alternate functions I2C0.DAT, SPIM0.CSN, SPIS.CSN, UTXD0, USBDM, PWM1, PDM.DAT, BLE.RX, SIROUT, I2S.FRM.
18 PA0 bidirectional GPIO PA0; alternate functions I2C0.CLK, SPIM0.CLK, SPIS.CLK, URXD0, USBDP, PWM0, PDM.CLK, BLE.TX, SIRIN, I2S.BCLK.
19 PB7 bidirectional GPIO PB7; alternate functions I2C1.DAT, SPIM0.CSN, SPIS.MISO, UCTS0, UTXD1, PWM7, PDM.DAT, CLK.OUT, RS485.EN, I2S.MISO.
20 PB6 bidirectional GPIO PB6; alternate functions I2C1.CLK, SPIM0.CLK, SPIS.MOSI, URTS0, URXD1, PWM6, PDM.CLK, ANT.RX, SIROUT, I2S.MOSI.
21 PB5 bidirectional GPIO PB5; alternate functions I2C0.DAT, SPIM0.IO3, SPIS.CSN, UTXD0, USBDM, PWM5, PDM.DAT, ANT.TX, SIRIN, I2S.FRM.
22 PB4 bidirectional GPIO PB4; alternate functions I2C0.CLK, SPIM0.IO2, SPIS.CLK, URXD0, USBDP, PWM4, PDM.CLK, CLK.OUT, LCD.DCX, I2S.BCLK.
23 PB3 bidirectional GPIO PB3; alternate functions I2C1.DAT, SPIM0.IO1, SPIS.MISO, UCTS0, UTXD1, PWM3, PDM.DAT, WLAN.RX, LCD.CSX, BURN.SPIMISO.
24 PB2 bidirectional GPIO PB2; alternate functions I2C1.CLK, SPIM0.IO0, SPIS.MOSI, URTS0, URXD1, PWM2, PDM.CLK, WLAN.TX, RS485.EN, BURN.SPIMOSI.
25 PB1 bidirectional GPIO PB1; alternate functions I2C0.DAT, SPIM0.CSN, SPIS.CSN, UTXD0, USBDM, PWM1, PDM.DAT, BLE.RX, SIROUT, BURN.SPICSN.
26 PB0 bidirectional GPIO PB0; alternate functions I2C0.CLK, SPIM0.CLK, SPIS.CLK, URXD0, USBDP, PWM0, PDM.CLK, BLE.TX, SIRIN, BURN.SPICLK.
27 PC7 bidirectional GPIO PC7; alternate functions I2C1.DAT, SPIM1.CSN, SPIS.MISO, UCTS0, UTXD1, PWM7, PDM.DAT, SWDIO, RS485.EN, I2S.MISO.
28 PC6 bidirectional GPIO PC6; alternate functions I2C1.CLK, SPIM1.CLK, SPIS.MOSI, URTS0, URXD1, PWM6, PDM.CLK, SWTCK, SIROUT, I2S.MOSI.
29 PE1 bidirectional GPIO PE1; alternate functions I2C0.DAT, SPIM1.IO1, SPIS.CSN, UTXD0, UTXD1, PWM1, PDM.DAT, BLE.RX, SIROUT, USBDM.
30 PE0 bidirectional GPIO PE0; alternate functions I2C0.CLK, SPIM1.IO0, SPIS.CLK, URXD0, URXD1, PWM0, PDM.CLK, BLE.TX, SIRIN, USBDP.
31 PD7 bidirectional GPIO PD7; alternate functions I2C1.DAT, SPIM1.CSN, SPIS.MISO, UCTS0, UTXD1, PWM7, PDM.DAT, SARADC7, RS485.EN, I2S.MISO.
32 PD6 bidirectional GPIO PD6; alternate functions I2C1.CLK, SPIM1.CLK, SPIS.MOSI, URTS0, URXD1, PWM6, PDM.CLK, SARADC6, SIROUT, I2S.MOSI.
33 PD5 bidirectional GPIO PD5; alternate functions I2C0.DAT, SPIM1.IO3, SPIS.CSN, UTXD0, PWM5, PDM.DAT, SARADC5, SIRIN, I2S.FRM.
34 PD4 bidirectional GPIO PD4; alternate functions I2C0.CLK, SPIM1.IO2, SPIS.CLK, URXD0, PWM4, PDM.CLK, SARADC4, I2S.BCLK.
35 PD3 bidirectional GPIO PD3; alternate functions I2C1.DAT, SPIM1.IO1, SPIS.MISO, UCTS0, UTXD1, PWM3, PDM.DAT, SARADC3, I2S.MISO.
36 PD2 bidirectional GPIO PD2; alternate functions I2C1.CLK, SPIM1.IO0, SPIS.MOSI, URTS0, URXD1, PWM2, PDM.CLK, SARADC2, RS485.EN, I2S.MOSI.
37 PD1 bidirectional GPIO PD1; alternate functions I2C0.DAT, SPIM1.CSN, SPIS.CSN, UTXD0, PWM1, PDM.DAT, SARADC1, SIROUT, I2S.FRM.
38 PD0 bidirectional GPIO PD0; alternate functions I2C0.CLK, SPIM1.CLK, SPIS.CLK, URXD0, PWM0, PDM.CLK, SARADC0, SIRIN, I2S.BCLK.
39 XTALO_32K output 32 kHz crystal oscillator output (FR8008XP pin function; pin 39 is USB_DM on the FR8008AP variant, not this one).
40 XTALI_32K input 32 kHz crystal oscillator input (FR8008XP pin function; pin 40 is USB_DP on the FR8008AP variant, not this one).
41 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer FREQCHIP
Package QFN-40(5x5)
Category Embedded Processors & Controllers
Pins 41

CAD (KiCad official)

  • Symbol: FR8008HP
  • Footprint: Package_DFN_QFN:QFN-40-1EP_5x5mm_P0.4mm_EP3.6x3.6mm
  • 3D model: QFN-40(5x5) (KiCad packages3D, STEP)
  • 3D model files: fr8008hp-etched.step / fr8008hp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); fr8008hp.step / fr8008hp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: FREQCHIP datasheet (35 pp, sha256 4215023bee8037f4, retrieved 2026-10-12, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF