← Commit history

Set visibility: public

Ray ·0f1a0bc549 · ·parent 75bf175
1 file changed +11−8
page.json+11−8
@@ -32,7 +32,7 @@         "number": "1",         "name": "LX",         "type": "output",-        "description": "Power switch output. Drain of the internal 15 m\u03a9 / 14 V / 10 A N-channel power MOSFET; connects to the boost inductor and Schottky diode anode. Pin 1 and pin 2 are tied together internally for higher current-carrying capability."+        "description": "Power switch output. Drain of the internal 15 mΩ / 14 V / 10 A N-channel power MOSFET; connects to the boost inductor and Schottky diode anode. Pin 1 and pin 2 are tied together internally for higher current-carrying capability."       },       {         "number": "2",@@ -50,37 +50,37 @@         "number": "4",         "name": "EN",         "type": "input",-        "description": "Enable control input, active high. VEN \u2265 1.1 V enables the converter; VEN \u2264 0.6 V shuts it down (IDD \u2264 1 \u00b5A in shutdown). Do not leave floating."+        "description": "Enable control input, active high. VEN ≥ 1.1 V enables the converter; VEN ≤ 0.6 V shuts it down (IDD ≤ 1 µA in shutdown). Do not leave floating."       },       {         "number": "5",         "name": "FB",         "type": "input",-        "description": "Error amplifier inverting input (feedback). Connect to a resistor divider from VOUT; regulates to the internal 1.2 V (\u00b12%) reference (VREF = 1.176-1.224 V)."+        "description": "Error amplifier inverting input (feedback). Connect to a resistor divider from VOUT; regulates to the internal 1.2 V (±2%) reference (VREF = 1.176-1.224 V)."       },       {         "number": "6",         "name": "COMP",         "type": "output",-        "description": "Loop compensation node. Error amplifier output; connect an R-C network to GND to stabilize the current-mode control loop. Sink/source capability \u2248 45 \u00b5A."+        "description": "Loop compensation node. Error amplifier output; connect an R-C network to GND to stabilize the current-mode control loop. Sink/source capability ≈ 45 µA."       },       {         "number": "7",         "name": "OC",         "type": "input",-        "description": "Adjustable over-current limit programming pin. Connect a resistor (150 k\u03a9 \u2194 51 k\u03a9) from OC to GND to set the peak current limit between 2 A and 10 A. Leaving this pin floating disables the adjustment (invalid); the default OCP is 10 A."+        "description": "Adjustable over-current limit programming pin. Connect a resistor (150 kΩ ↔ 51 kΩ) from OC to GND to set the peak current limit between 2 A and 10 A. Leaving this pin floating disables the adjustment (invalid); the default OCP is 10 A."       },       {         "number": "8",         "name": "HVDD",         "type": "power_in",-        "description": "IC power supply input, 2.7 V to 12 V (abs max 12 V). Provides bias for the internal LDO that generates VCC; also monitored by the UVLO circuit (VUVLO \u2248 2.2 V, 0.1 V hysteresis)."+        "description": "IC power supply input, 2.7 V to 12 V (abs max 12 V). Provides bias for the internal LDO that generates VCC; also monitored by the UVLO circuit (VUVLO ≈ 2.2 V, 0.1 V hysteresis)."       },       {         "number": "EP",         "name": "GND",         "type": "power_in",-        "description": "IC ground - exposed thermal pad on the bottom of the SOP-8L(EP) package. Must be soldered to the PCB ground plane for correct electrical operation and heat dissipation (\u03b8JC \u2248 10 \u00b0C/W, \u03b8JA \u2248 60 \u00b0C/W)."+        "description": "IC ground - exposed thermal pad on the bottom of the SOP-8L(EP) package. Must be soldered to the PCB ground plane for correct electrical operation and heat dissipation (θJC ≈ 10 °C/W, θJA ≈ 60 °C/W)."       }     ],     "provenance": {@@ -144,5 +144,8 @@     "docs/fp6296xr-g1-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file