Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

FM8502D

Shenzhen Fuman · LED Drivers · SOP-7

FM8502D from Shenzhen Fuman, in a SOP-7. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Chip ground reference. All small-signal grounds and the CS sense-resistor low side should return here, tied to the bulk-cap negative terminal at a single point.
2 ROVP input Open-circuit (output) over-voltage protection setpoint. An external resistor to GND sinks ~30 uA (22-38 uA) from this pin to program Vovp. Pin doubles as an Enable input: below ~240 mV the chip disables switching (Iout=0); above ~400 mV (VEnable) switching resumes, enabling switch-based color-temperature dimming. Leave floating if OVP/Enable is not used.
3 NC unconnected No connect. Must be left floating (open) to preserve the required creepage distance between HV-adjacent pins and the low-voltage pins.
4 HV power_in High-voltage supply input, rated up to 700 V absolute max. Connects (typically through the rectified bulk-cap positive rail) to the internal high-voltage JFET that charges the internal VCC. Turn-on threshold Vhv_ON = 7.5-9 V; UVLO Vhv_OFF = 5.9-7.5 V. Route away from CS and ROVP traces.
5 DRAIN power_out Drain of the internal 500 V power MOSFET (one of two paralleled DRAIN pins, 5 and 6). Connects to the switching node of the buck inductor. For the FM8502D variant, RDS(on) is ~3 Ω and peak drain current rating is 1100 mA @ TJ=100 °C. Increase copper area for thermal dissipation, but not excessively (EMI trade-off).
6 DRAIN power_out Drain of the internal 500 V power MOSFET (second of two paralleled DRAIN pins, 5 and 6). Tie to pin 5 at the switching node. Absolute max drain voltage -0.3 to 500 V.
7 CS input Current sense input. External sense resistor Rcs from source of the internal MOSFET to GND; CS taps the top of Rcs. Peak-current comparator threshold Vcs_TH = 373 mV (365-381 mV), with 500 ns leading-edge blanking and 200 ns turn-off delay. LED current is Ipk/2 = 0.373 V / (2·Rcs). Absolute max -0.3 to 8 V.

Key specifications

Parameter Value
Manufacturer Shenzhen Fuman
Package SOP-7
Category LED-drv
Pins 7

Ordering variants

Same part, different packaging or reel option.

  • FM8502DD
  • FM8502DDD

CAD (KiCad official)

  • Symbol: FM8502D
  • Footprint: Package_SO:SOIC-8-N7_3.9x4.9mm_P1.27mm
  • 3D model: SOP-7 (KiCad packages3D, STEP)
  • 3D model files: fm8502d-etched.step / fm8502d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); fm8502d.step / fm8502d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Shenzhen Fuman datasheet (9 pp, sha256 22da0f69a6eb4874, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF