component
FDS8958B
Public Made by Adomby adom
TECH PUBLIC MOSFETs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
FDS8958B
TECH PUBLIC · MOSFETs · SOIC-8
FDS8958B from TECH PUBLIC, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S1 | passive | Source of MOSFET 1 in the dual N/P-channel pair, with gate-source voltage limited to ±20V. |
| 2 | G1 | input | Gate of MOSFET 1, with an absolute maximum gate-source voltage of ±20V. |
| 3 | S2 | passive | Source of MOSFET 2 in the dual N/P-channel pair, with gate-source voltage limited to ±20V. |
| 4 | G2 | input | Gate of MOSFET 2, with an absolute maximum gate-source voltage of ±20V. |
| 5 | D2 | passive | Drain of MOSFET 2, tied to pin 6; the datasheet rates drain-source voltage at 30V (N-CH) or -30V (P-CH). |
| 6 | D2 | passive | Drain of MOSFET 2, tied to pin 5; the datasheet rates drain-source voltage at 30V (N-CH) or -30V (P-CH). |
| 7 | D1 | passive | Drain of MOSFET 1, tied to pin 8; the datasheet rates drain-source voltage at 30V (N-CH) or -30V (P-CH). |
| 8 | D1 | passive | Drain of MOSFET 1, tied to pin 7; the datasheet rates drain-source voltage at 30V (N-CH) or -30V (P-CH). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TECH PUBLIC |
| Package | SOIC-8 |
| Category | Transistors/Thyristors |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
FDS8958B - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
fds8958b-etched.step/fds8958b-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);fds8958b.step/fds8958b.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: TECH PUBLIC datasheet (6 pp, sha256
dbefef82007224b4, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# FDS8958B
**TECH PUBLIC** · MOSFETs · SOIC-8
FDS8958B from TECH PUBLIC, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S1 | passive | Source of MOSFET 1 in the dual N/P-channel pair, with gate-source voltage limited to ±20V. |
| 2 | G1 | input | Gate of MOSFET 1, with an absolute maximum gate-source voltage of ±20V. |
| 3 | S2 | passive | Source of MOSFET 2 in the dual N/P-channel pair, with gate-source voltage limited to ±20V. |
| 4 | G2 | input | Gate of MOSFET 2, with an absolute maximum gate-source voltage of ±20V. |
| 5 | D2 | passive | Drain of MOSFET 2, tied to pin 6; the datasheet rates drain-source voltage at 30V (N-CH) or -30V (P-CH). |
| 6 | D2 | passive | Drain of MOSFET 2, tied to pin 5; the datasheet rates drain-source voltage at 30V (N-CH) or -30V (P-CH). |
| 7 | D1 | passive | Drain of MOSFET 1, tied to pin 8; the datasheet rates drain-source voltage at 30V (N-CH) or -30V (P-CH). |
| 8 | D1 | passive | Drain of MOSFET 1, tied to pin 7; the datasheet rates drain-source voltage at 30V (N-CH) or -30V (P-CH). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TECH PUBLIC |
| Package | SOIC-8 |
| Category | Transistors/Thyristors |
| Pins | 8 |
## CAD (KiCad official)
- Symbol: `FDS8958B`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files: `fds8958b-etched.step` / `fds8958b-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `fds8958b.step` / `fds8958b.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [TECH PUBLIC datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590240016003215360) (6 pp, sha256 `dbefef82007224b4`, retrieved 2026-10-17, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/fds8958b-datasheet.pdf)