component
fds4141
Public Made by Adomby adom
TECH PUBLIC MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
FDS4141
TECH PUBLIC · MOSFETs · SOP-8
FDS4141 from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S | passive | Source of the P-channel MOSFET, tied to pins 2 and 3. |
| 2 | S | passive | Source of the P-channel MOSFET, tied to pins 1 and 3. |
| 3 | S | passive | Source of the P-channel MOSFET, tied to pins 1 and 2. |
| 4 | G | input | Gate of the P-channel MOSFET; VGS rated ±20 V, threshold -1.0 to -2.5 V. |
| 5 | D | passive | Drain of the P-channel MOSFET, tied to pins 6, 7 and 8; VDS -40 V, ID -12 A continuous. |
| 6 | D | passive | Drain of the P-channel MOSFET, tied to pins 5, 7 and 8; VDS -40 V, ID -12 A continuous. |
| 7 | D | passive | Drain of the P-channel MOSFET, tied to pins 5, 6 and 8; VDS -40 V, ID -12 A continuous. |
| 8 | D | passive | Drain of the P-channel MOSFET, tied to pins 5, 6 and 7; VDS -40 V, ID -12 A continuous. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TECH PUBLIC |
| Package | SOP-8 |
| Category | Transistors/Thyristors |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
FDS4141 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
fds4141-etched.step/fds4141-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);fds4141.step/fds4141.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: TECH PUBLIC datasheet (5 pp, sha256
19fe431cb7ef2bcb, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# FDS4141
**TECH PUBLIC** · MOSFETs · SOP-8
FDS4141 from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S | passive | Source of the P-channel MOSFET, tied to pins 2 and 3. |
| 2 | S | passive | Source of the P-channel MOSFET, tied to pins 1 and 3. |
| 3 | S | passive | Source of the P-channel MOSFET, tied to pins 1 and 2. |
| 4 | G | input | Gate of the P-channel MOSFET; VGS rated ±20 V, threshold -1.0 to -2.5 V. |
| 5 | D | passive | Drain of the P-channel MOSFET, tied to pins 6, 7 and 8; VDS -40 V, ID -12 A continuous. |
| 6 | D | passive | Drain of the P-channel MOSFET, tied to pins 5, 7 and 8; VDS -40 V, ID -12 A continuous. |
| 7 | D | passive | Drain of the P-channel MOSFET, tied to pins 5, 6 and 8; VDS -40 V, ID -12 A continuous. |
| 8 | D | passive | Drain of the P-channel MOSFET, tied to pins 5, 6 and 7; VDS -40 V, ID -12 A continuous. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TECH PUBLIC |
| Package | SOP-8 |
| Category | Transistors/Thyristors |
| Pins | 8 |
## CAD (KiCad official)
- Symbol: `FDS4141`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files: `fds4141-etched.step` / `fds4141-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `fds4141.step` / `fds4141.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [TECH PUBLIC datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603358537691250688) (5 pp, sha256 `19fe431cb7ef2bcb`, retrieved 2026-10-09, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/fds4141-datasheet.pdf)