component

FDC6329L-TP

Public Made by Adom

by adom

TECH PUBLIC Power Distribution Switches, SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)fdc6329l-tpfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers fdc6329l-tp: viewers · Ray 1mo ago
fdc6329l-tp-etched.glb fdc6329l-tp: factory component page (tier=lcsc) · Ray 1mo ago
fdc6329l-tp-etched.step fdc6329l-tp: factory component page (tier=lcsc) · Ray 1mo ago
fdc6329l-tp-hero.glb fdc6329l-tp: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
fdc6329l-tp-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
fdc6329l-tp.glb Publish 0.1.0 · Ray 1mo ago
fdc6329l-tp.kicad_mod Publish 0.1.0 · Ray 1mo ago
fdc6329l-tp.kicad_sym Publish 0.1.0 · Ray 1mo ago
fdc6329l-tp.lbr Publish 0.1.0 · Ray 1mo ago
fdc6329l-tp.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json Set visibility: public · Ray 1mo ago
README.md Publish 0.1.0 · Ray 1mo ago

FDC6329L-TP

TECH PUBLIC · Power Distribution Switches · SOT-23-6

FDC6329L-TP from TECH PUBLIC, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 R2 passive Source of the ON/OFF transistor Q1, connected to ground (R2 to GND) through optional slew-rate control resistor R2, typically 0 to 50kΩ.
2 Vout,C1 passive Load switch output (drain of Q2, common with pin 3), connected to VOUT and optional slew-rate capacitor C1, typically 1000pF.
3 Vout,C1 passive Load switch output (drain of Q2, common with pin 2), connected to VOUT and optional slew-rate capacitor C1, typically 1000pF.
4 Vin,R1 power_in Input voltage (source of Q2) of 2.5 to 8 V, connected to pull-up resistor R1 (typically 20kΩ to 1MΩ).
5 ON/OFF input ON/OFF control input to the gate of Q1, with a stated voltage of 1.5 to 8 V and 2000 V HBM ESD rating.
6 R1,C1 passive Internal node joining the Q2 gate, Q1 drain, pull-up resistor R1 and optional slew-rate capacitor C1.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: FDC6329L-TP
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: fdc6329l-tp-etched.step / fdc6329l-tp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); fdc6329l-tp.step / fdc6329l-tp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (7 pp, sha256 567a006b22307676, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF