component

F280049PMS

Public Made by Adom

by adom

Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-64(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersf280049pmsfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

F280049PMS

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

F280049PMS from Texas Instruments, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GPIO29 bidirectional General Purpose Input/Output 29 with programmable functionality including communication and control peripherals.
2 GPIO28 bidirectional General Purpose Input/Output 28 with programmable functionality including communication and control peripherals.
3 XRSn bidirectional Device Reset input and Watchdog Reset output with internal pull-up; tie between 2.2kΩ to 10kΩ to VDDIO.
4 VDD power_in 1.2V digital logic power supply pin; place minimum 20µF total bypass capacitance near this pin.
5 VSS power_in Digital ground connection.
6 A6 input ADC-A input 6 with optional multiplex to PGA-5 output filter (PGA5_OF).
7 B2 input ADC-B input 2 with optional multiplex to ADC-C input 6 (C6) or PGA-3 output filter (PGA3_OF).
8 B3 input ADC-B input 3 with optional external reference voltage for on-chip DAC (VDAC) and comparator inputs.
9 A2 input ADC-A input 2 with optional multiplex to ADC-B input 6 (B6) or PGA-1 output filter (PGA1_OF).
10 PGA1_GND passive PGA-1, PGA-3, and PGA-5 ground connection for Kelvin reference; connect to VSSA.
11 C4 input ADC-C input 4 with optional multiplex to PGA-5 input (PGA5_IN).
12 C0 input ADC-C input 0 with optional multiplex to PGA-1 input (PGA1_IN).
13 C2 input ADC-C input 2 with optional multiplex to PGA-3 input (PGA3_IN).
14 A1 bidirectional ADC-A input 1 with multiplex option to Buffered DAC-B output (DACB_OUT).
15 A0 bidirectional ADC-A input 0 with multiplex options to ADC-B input 15 (B15), ADC-C input 15 (C15), or Buffered DAC-A output (DACA_OUT).
16 VREFHIA power_in ADC-A, ADC-B, and ADC-C high reference voltage input/output; place minimum 2.2µF capacitor between this pin and VREFLO; do not load externally.
17 VREFLOA power_in ADC-A, ADC-B, and ADC-C low reference voltage input at 0V nominal.
18 C1 input ADC-C input 1 with optional multiplex to PGA-2 input (PGA2_IN).
19 C3 input ADC-C input 3 with optional multiplex to PGA-4 input (PGA4_IN).
20 PGA2_GND passive PGA-2, PGA-4, and PGA-6 ground connection for Kelvin reference; connect to VSSA.
21 VSSA power_in Analog ground connection.
22 VDDA power_in 3.3V analog power supply pin; place minimum 2.2µF bypass capacitor connected to VSSA.
23 A4 input ADC-A input 4 with optional multiplex to ADC-B input 8 (B8) or PGA-2 output filter (PGA2_OF).
24 B4 input ADC-B input 4 with optional multiplex to ADC-C input 8 (C8) or PGA-4 output filter (PGA4_OF).
25 A10 input ADC-A input 10 with optional multiplex to ADC-B input 1 (B1), ADC-C input 10 (C10), or PGA-7 output filter (PGA7_OF).
26 VSS power_in Digital ground connection.
27 VDD power_in 1.2V digital logic power supply pin; place minimum 20µF total bypass capacitance near this pin.
28 VDDIO power_in 3.3V digital I/O power supply pin; place minimum 0.1µF bypass capacitor on this pin.
29 GPIO13 bidirectional General Purpose Input/Output 13 with programmable functionality including communication and control peripherals.
30 GPIO12 bidirectional General Purpose Input/Output 12 with programmable functionality including communication and control peripherals.
31 GPIO11 bidirectional General Purpose Input/Output 11 with programmable functionality including communication and control peripherals.
32 GPIO33 bidirectional General Purpose Input/Output 33 with programmable functionality including communication and control peripherals.
33 GPIO16 bidirectional General Purpose Input/Output 16 with programmable functionality including communication and control peripherals.
34 GPIO17 bidirectional General Purpose Input/Output 17 with programmable functionality including communication and control peripherals.
35 GPIO24 bidirectional General Purpose Input/Output 24 with programmable functionality including communication and control peripherals.
36 TCK input JTAG Test Clock input with internal pull-up resistor for boundary scan interface.
37 GPIO37 bidirectional General Purpose Input/Output 37 with default function JTAG Test Data Output (TDO); place external pull-up resistor when used as TDO.
38 TMS input JTAG Test Mode Select with internal pull-up; place external 2.2kΩ pull-up to VDDIO to maintain JTAG in reset during normal operation.
39 GPIO35 bidirectional General Purpose Input/Output 35 with default function JTAG Test Data Input (TDI); enable or provide external pull-up to avoid floating input.
40 GPIO32 bidirectional General Purpose Input/Output 32 with programmable functionality including communication and control peripherals.
41 GPIO18_X2 bidirectional General Purpose Input/Output 18 or crystal oscillator output (X2); use only when INTOSC provides system clock and X1 has external pull-down.
42 X1 bidirectional Crystal oscillator input or single-ended 3.3V clock input; connect quartz crystal between X1 and X2 or drive from external clock source.
43 VDDIO power_in 3.3V digital I/O power supply pin; place minimum 0.1µF bypass capacitor on this pin.
44 VDD power_in 1.2V digital logic power supply pin; place minimum 20µF total bypass capacitance near this pin.
45 VSS power_in Digital ground connection.
46 VREGENZ input Internal regulator enable with internal pull-down; tie to VSS (low) to enable internal VREG or to VDDIO (high) to use external power supply.
47 GPIO8 bidirectional General Purpose Input/Output 8 with programmable functionality including communication and control peripherals.
48 GPIO4 bidirectional General Purpose Input/Output 4 with programmable functionality including communication and control peripherals.
49 GPIO3 bidirectional General Purpose Input/Output 3 with programmable functionality including communication and control peripherals.
50 GPIO2 bidirectional General Purpose Input/Output 2 with programmable functionality including communication and control peripherals.
51 GPIO1 bidirectional General Purpose Input/Output 1 with programmable functionality including communication and control peripherals.
52 GPIO0 bidirectional General Purpose Input/Output 0 with programmable functionality including communication and control peripherals.
53 VDDIO_SW power_in 3.3V power supply input for internal DC-DC regulator; place 20µF input capacitor on this pin when using internal DC-DC regulator.
54 GPIO23_VSW bidirectional General Purpose Input/Output 23 or internal DC-DC regulator switch output (VSW); configured via DCDCCTL register; internal capacitance approximately 100pF.
55 VSS_SW power_in Internal DC-DC regulator ground; must be connected to VSS pin.
56 GPIO22_VFBSW bidirectional General Purpose Input/Output 22 or internal DC-DC regulator feedback signal (VFBSW); configured via DCDCCTL register for direct DC-DC mode by default.
57 GPIO7 bidirectional General Purpose Input/Output 7 with programmable functionality including communication and control peripherals.
58 VSS power_in Digital ground connection.
59 VDD power_in 1.2V digital logic power supply pin; place minimum 20µF total bypass capacitance near this pin.
60 VDDIO power_in 3.3V digital I/O power supply pin; place minimum 0.1µF bypass capacitor on this pin.
61 GPIO5 bidirectional General Purpose Input/Output 5 with programmable functionality including communication and control peripherals.
62 GPIO9 bidirectional General Purpose Input/Output 9 with programmable functionality including communication and control peripherals.
63 GPIO10 bidirectional General Purpose Input/Output 10 with programmable functionality including communication and control peripherals.
64 GPIO6 bidirectional General Purpose Input/Output 6 with programmable functionality including communication and control peripherals.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: F280049PMS
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: f280049pms-etched.step / f280049pms-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); f280049pms.step / f280049pms.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (277 pp, sha256 867e7bb5ada6819c, retrieved 2026-10-07, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF