Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗

Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗

Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗

Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗

Loads on click. Unloads only if this page sits in the background.

Download PDF

Contents

Pinout
Key specifications
CAD (KiCad official)
Provenance

README

markdown

F280041CPMS

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

F280041CPMS from Texas Instruments, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	GPIO29	bidirectional	General-purpose I/O 29; alternates include SCIA_TX, EPWM7_B, OUTPUTXBAR6, EQEP1_B, SD1_C3, EQEP2_INDEX, LINA_RX, SPIB_STE and ERRORSTS (active-low error status output).
2	GPIO28	bidirectional	General-purpose I/O 28; alternates include SCIA_RX, EPWM7_A, OUTPUTXBAR5, EQEP1_A, SD1_D3, EQEP2_STROBE, LINA_TX, SPIB_CLK and ERRORSTS (active-low error status output).
3	XRSn	bidirectional	Device reset input and watchdog reset output; open-drain with internal pull-up, with a 2.2 kΩ to 10 kΩ resistor to VDDIO and at most 100 nF to VSS recommended.
4	VDD	power_in	1.2 V digital logic supply; TI recommends a minimum total of about 20 µF decoupling near the VDD pins.
5	VSS	power_in	Digital ground; must be connected to the board ground.
6	A6/PGA5_OF	input	ADC-A input 6, also PGA-5 output filter (optional) and CMPSS-5 comparator input, with digital input option AIO228.
7	B2/C6/PGA3_OF	input	ADC-B input 2 and ADC-C input 6, also PGA-3 output filter (optional) and CMPSS-3 comparator input.
8	B3/VDAC	input	ADC-B input 3; VDAC is the optional external reference for on-chip DACs, with a fixed 100 pF capacitor to VSSA and at least 1 µF if used as DAC reference.
9	A2/B6/PGA1_OF	input	ADC-A input 2 and ADC-B input 6, also PGA-1 output filter (optional).
10	PGA1_GND/PGA3_GND/PGA5_GND	power_in	Kelvin ground reference for the PGA-1, PGA-3 and PGA-5 inputs; ideally equal to VSSA, with a stated PGA GND range of -50 mV to 200 mV.
11	C4/PGA5_IN	input	ADC-C input 4, also PGA-5 input.
12	C0/PGA1_IN	input	ADC-C input 0, also PGA-1 input.
13	C2/PGA3_IN	input	ADC-C input 2, also PGA-3 input.
14	A1/DACB_OUT	input	ADC-A input 1, also buffered DAC-B output.
15	A0/B15/C15/DACA_OUT	input	ADC-A input 0 (also ADC-B input 15 and ADC-C input 15), also buffered DAC-A output.
16	VREFHIA/VREFHIB/VREFHIC	bidirectional	ADC high reference; driven externally in external-reference mode or by the device in internal-reference mode, with at least 2.2 µF placed between each VREFHIx and its VREFLOx pin and no external loading.
17	VREFLOA/VREFLOB/VREFLOC	input	ADC-A, ADC-B and ADC-C low reference; must be tied to VSSA.
18	C1/PGA2_IN	input	ADC-C input 1, also PGA-2 input.
19	C3/PGA4_IN	input	ADC-C input 3, also PGA-4 input.
20	PGA2_GND/PGA4_GND/PGA6_GND	power_in	Kelvin ground reference for the PGA-2, PGA-4 and PGA-6 inputs; ideally equal to VSSA.
21	VSSA	power_in	Analog ground; connect to VSS if a separate analog ground is not used.
22	VDDA	power_in	3.3 V analog supply; place at least a 2.2 µF decoupling capacitor to VSSA on each pin, and connect to VDDIO if no dedicated analog supply is used.
23	A4/B8/PGA2_OF	input	ADC-A input 4 and ADC-B input 8, also PGA-2 output filter (optional).
24	B4/C8/PGA4_OF	input	ADC-B input 4 and ADC-C input 8, also PGA-4 output filter (optional).
25	A10/B1/C10/PGA7_OF	input	ADC-A input 10, ADC-B input 1 and ADC-C input 10, also PGA-7 output filter as shown in the 64-pin PM figure.
26	VSS	power_in	Digital ground; must be connected to the board ground.
27	VDD	power_in	1.2 V digital logic supply; TI recommends a minimum total of about 20 µF decoupling near the VDD pins.
28	VDDIO	power_in	3.3 V digital I/O supply; place a minimum 0.1 µF decoupling capacitor on each pin.
29	GPIO13	bidirectional	General-purpose I/O 13; alternates include EPWM7_B, CANB_RX, EQEP1_INDEX, SCIB_RX, PMBUSA_ALERT (open-drain) and FSIRXA_CLK.
30	GPIO12	bidirectional	General-purpose I/O 12; alternates include EPWM7_A, CANB_TX, EQEP1_STROBE, SCIB_TX, PMBUSA_CTL and FSIRXA_D0.
31	GPIO11	bidirectional	General-purpose I/O 11; alternates include EPWM6_B, SCIB_RX, OUTPUTXBAR7, EQEP1_B, SPIA_STE and FSIRXA_D1.
32	GPIO33	bidirectional	General-purpose I/O 33; alternates include I2CA_SCL (open-drain), SPIB_STE, OUTPUTXBAR4, LINA_RX, SD1_C3, FSIRXA_CLK and CANA_RX.
33	GPIO16	bidirectional	General-purpose I/O 16; alternates include SPIA_SIMO, CANB_TX, OUTPUTXBAR7, EPWM5_A, SCIA_TX, SD1_D1, EQEP1_STROBE, PMBUSA_SCL and XCLKOUT.
34	GPIO17	bidirectional	General-purpose I/O 17; alternates include SPIA_SOMI, CANB_RX, OUTPUTXBAR8, EPWM5_B, SCIA_RX, SD1_C1, EQEP1_INDEX and PMBUSA_SDA.
35	GPIO24	bidirectional	General-purpose I/O 24; alternates include OUTPUTXBAR1, EQEP2_A, EPWM8_A, SPIB_SIMO, SD1_D1, PMBUSA_SCL, SCIA_TX and ERRORSTS.
36	TCK	input	JTAG test clock with internal pull-up.
37	GPIO37/TDO	output	JTAG test data output (default function); tri-stated when JTAG is inactive, so an internal or external pull-up is required to avoid a floating GPIO input.
38	TMS	bidirectional	JTAG test mode select with internal pull-up; an external 2.2 kΩ pull-up to VDDIO is recommended to hold JTAG in reset during normal operation.
39	GPIO35/TDI	input	JTAG test data input (default function); internal pull-up is disabled by default, so enable it or add an external pull-up if used as TDI.
40	GPIO32	bidirectional	General-purpose I/O 32; alternates include I2CA_SDA (open-drain), SPIB_CLK, EPWM8_B, LINA_TX, SD1_D3, FSIRXA_D0 and CANA_TX.
41	GPIO18_X2	bidirectional	General-purpose I/O 18 or crystal oscillator output X2; GPIO18 is usable only when the system is clocked from INTOSC and X1 has an external pull-down (1 kΩ recommended).
42	X1	bidirectional	Crystal oscillator input or single-ended 3.3 V clock input; device initialization software must configure this pin before enabling the crystal oscillator.
43	VDDIO	power_in	3.3 V digital I/O supply; place a minimum 0.1 µF decoupling capacitor on each pin.
44	VDD	power_in	1.2 V digital logic supply; TI recommends a minimum total of about 20 µF decoupling near the VDD pins.
45	VSS	power_in	Digital ground; must be connected to the board ground.
46	VREGENZ	input	Internal regulator enable with internal pull-down; tie to VSS to enable the internal VREG, or to VDDIO to use an external VDD supply.
47	GPIO8	bidirectional	General-purpose I/O 8; alternates include EPWM5_A, CANB_TX, ADCSOCAO, EQEP1_STROBE, SCIA_TX, SPIA_SIMO, I2CA_SCL (open-drain) and FSITXA_D1.
48	GPIO4	bidirectional	General-purpose I/O 4; alternates include EPWM3_A, OUTPUTXBAR3, CANA_TX and FSIRXA_CLK.
49	GPIO3	bidirectional	General-purpose I/O 3; alternates include EPWM2_B, OUTPUTXBAR2, PMBUSA_SCL (open-drain), SPIA_CLK, SCIA_RX and FSIRXA_D0.
50	GPIO2	bidirectional	General-purpose I/O 2; alternates include EPWM2_A, OUTPUTXBAR1, PMBUSA_SDA (open-drain), SCIA_TX and FSIRXA_D1.
51	GPIO1	bidirectional	General-purpose I/O 1; alternates include EPWM1_B and I2CA_SCL (open-drain).
52	GPIO0	bidirectional	General-purpose I/O 0; alternates include EPWM1_A and I2CA_SDA (open-drain).
53	VDDIO_SW	power_in	3.3 V supply pin for the internal DC/DC regulator; must be connected to VDDIO, with a 20 µF bulk input capacitor when the DC/DC is used.
54	GPIO23_VSW	bidirectional	General-purpose I/O 23 (default DC/DC mode) or the internal DC/DC switch output VSW when DCDCEN = 1; the pin has about 100 pF internal capacitance.
55	VSS_SW	power_in	Internal DC/DC regulator ground; must be connected to VSS.
56	GPIO22_VFBSW	bidirectional	General-purpose I/O 22 (default DC/DC mode) or the internal DC/DC feedback VFBSW; when the DC/DC is used, connect to the node where L(VSW) connects to the VDD rail, as close to the device as possible.
57	GPIO7	bidirectional	General-purpose I/O 7; alternates include EPWM4_B, OUTPUTXBAR5, EQEP1_B, CANB_RX, SPIB_SIMO and FSITXA_CLK.
58	VSS	power_in	Digital ground; must be connected to the board ground.
59	VDD	power_in	1.2 V digital logic supply; TI recommends a minimum total of about 20 µF decoupling near the VDD pins.
60	VDDIO	power_in	3.3 V digital I/O supply; place a minimum 0.1 µF decoupling capacitor on each pin.
61	GPIO5	bidirectional	General-purpose I/O 5; alternates include EPWM3_B, OUTPUTXBAR3, CANA_RX, SPIA_STE and FSITXA_D1.
62	GPIO9	bidirectional	General-purpose I/O 9; alternates include EPWM5_B, SCIB_TX, OUTPUTXBAR6, EQEP1_INDEX, SCIA_RX, SPIA_CLK and FSITXA_D0.
63	GPIO10	bidirectional	General-purpose I/O 10; alternates include EPWM6_A, CANB_RX, ADCSOCBO, EQEP1_A, SCIB_TX, SPIA_SOMI, I2CA_SDA (open-drain) and FSITXA_CLK.
64	GPIO6	bidirectional	General-purpose I/O 6; alternates include EPWM4_A, OUTPUTXBAR4, SYNCOUT, EQEP1_A, CANB_TX, SPIB_SOMI and FSITXA_D0.

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	LQFP-64(10x10)
Category	Embedded Processors & Controllers
Pins	64

CAD (KiCad official)

Symbol: F280041CPMS
Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
3D model files: f280041cpms-etched.step / f280041cpms-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); f280041cpms.step / f280041cpms.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (277 pp, sha256 867e7bb5ada6819c, retrieved 2026-10-08, tier: lcsc)
Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF