component

F280037SPM

Public Made by Adom

by adom

Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-64(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersf280037spmfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers f280037spm: viewers · Ray 1d ago
f280037spm-etched.glb f280037spm: factory component page (tier=lcsc) · Ray 1d ago
f280037spm-etched.step f280037spm: factory component page (tier=lcsc) · Ray 1d ago
f280037spm-hero.glb f280037spm: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
f280037spm-hero.overlay.json Publish 0.1.0 · Ray 1d ago
f280037spm.glb Publish 0.1.0 · Ray 1d ago
f280037spm.kicad_mod Publish 0.1.0 · Ray 1d ago
f280037spm.kicad_sym Publish 0.1.0 · Ray 1d ago
f280037spm.lbr Publish 0.1.0 · Ray 1d ago
f280037spm.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/f280037spm · Ray 1d ago

F280037SPM

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

F280037SPM from Texas Instruments, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GPIO29 bidirectional General-purpose input/output 29 with multiplexed peripheral functions; internal pullup disabled by default.
2 GPIO28 bidirectional General-purpose input/output 28 with multiplexed peripheral functions; internal pullup disabled by default.
3 XRSn input Device reset pin (active low) with an always-on internal pullup.
4 VDD power_in 1.2-V digital logic power pin; must be connected and not used to bias external circuits.
5 VSS power_in Digital ground; must be connected to board ground.
6 A6 input ADC-A input 6, with AIO228 digital input and CMPSS-1 input mux function.
7 B2,C6 input ADC-B input 2 and ADC-C input 6 (AIO226), CMPSS-3 positive comparator input.
8 A3,B3,C5,VDAC input ADC-A3, B3 and C5 inputs or optional external COMPDAC/GPDAC reference VDAC; place at least 1 µF on this pin if used as VDAC reference.
9 A2,B6,C9 input ADC-A input 2, ADC-B input 6 and ADC-C input 9 with CMPSS-1 inputs and AIO224 digital input.
10 A15,B9,C7 input ADC-A input 15, ADC-B input 9 and ADC-C input 7 with CMPSS-1 inputs and AIO233 digital input.
11 A14,B14,C4 input ADC-A input 14, ADC-B input 14 and ADC-C input 4 with CMPSS-3 inputs and AIO239 digital input.
12 A11,B10,C0 input ADC-A input 11, ADC-B input 10 and ADC-C input 0 with CMPSS-1 inputs and AIO237 digital input.
13 A5,B12,C2 input ADC-A input 5, ADC-B input 12 and ADC-C input 2 with CMPSS-2/3 inputs and AIO244 digital input.
14 A1,B7,DACB_OUT bidirectional ADC-A input 1 and ADC-B input 7 or buffered DAC-B output, with CMPSS-1 inputs and AIO232 digital input.
15 A0,B15,C15,DACA_OUT bidirectional ADC-A input 0, ADC-B input 15 and ADC-C input 15 or buffered DAC-A output, with CMPSS-3 inputs and AIO231 digital input.
16 VREFHI input ADC high reference; tie to VDDA if the ADC is not used.
17 VREFLO input ADC low reference; tie to VSSA if unused.
18 A12,C1 input ADC-A input 12 and ADC-C input 1 with CMPSS-2/4 inputs and AIO238/AIO248 digital inputs.
19 A7,C3 input ADC-A input 7 and ADC-C input 3 with CMPSS-4 inputs and AIO245 digital input.
20 A8,B0,C11 input ADC-A input 8, ADC-B input 0 and ADC-C input 11 with CMPSS-2/4 inputs and AIO241 digital input.
21 VSSA power_in Analog ground; tie to VSS if no separate analog ground is used.
22 VDDA power_in 3.3-V analog power pin; place a minimum 2.2-µF decoupling capacitor on each pin; tie to VDDIO if no dedicated analog supply.
23 A4,B8,C14 input ADC-A input 4, ADC-B input 8 and ADC-C input 14 with CMPSS-2/4 inputs and AIO225 digital input.
24 A9,B4,C8 input ADC-A input 9, ADC-B input 4 and ADC-C input 8 with CMPSS-2/4 inputs and AIO227/AIO236 digital inputs.
25 A10,B1,C10 input ADC-A input 10, ADC-B input 1 and ADC-C input 10 with CMPSS-2 inputs and AIO230 digital input.
26 VSS power_in Digital ground; must be connected to board ground.
27 VDD power_in 1.2-V digital logic power pin; must be connected and not used to bias external circuits.
28 VDDIO power_in 3.3-V digital I/O power pin; must be connected.
29 GPIO13 bidirectional General-purpose input/output 13 with multiplexed functions such as EPWM7_B, MCAN_TX and SCIB_RX.
30 GPIO12 bidirectional General-purpose input/output 12 with multiplexed functions such as EPWM7_A, MCAN_RX and SCIB_TX.
31 GPIO11 bidirectional General-purpose input/output 11 with multiplexed functions such as EPWM6_B, SCIB_RX and SPIA_STE.
32 GPIO33 bidirectional General-purpose input/output 33 with multiplexed peripheral functions; internal pullup disabled by default.
33 GPIO16 bidirectional General-purpose input/output 16 with multiplexed functions such as SPIA_SIMO, SCIA_TX and XCLKOUT.
34 GPIO17 bidirectional General-purpose input/output 17 with multiplexed functions such as SPIA_SOMI, SCIA_RX and CANA_TX.
35 GPIO24 bidirectional General-purpose input/output 24 with multiplexed functions such as OUTPUTXBAR1, SPIB_SIMO and ERRORSTS (requires external pulldown).
36 TCK input JTAG test clock with always-on internal pullup; no connect or pullup resistor if unused.
37 GPIO37/TDO tri_state JTAG test data output (default mux), tristates without JTAG activity; enable internal pullup or add external pullup to avoid a floating input.
38 TMS input JTAG test mode select with always-on internal pullup; use a pullup resistor if unused.
39 GPIO35/TDI input JTAG test data input (default mux); enable internal pullup or add external pullup to avoid a floating input.
40 GPIO32 bidirectional General-purpose input/output 32 with multiplexed peripheral functions; internal pullup disabled by default.
41 GPIO18,X2 bidirectional General-purpose input/output 18 or crystal oscillator output X2; turn XTAL off before using as GPIO.
42 GPIO19,X1 bidirectional General-purpose input/output 19 or crystal oscillator input X1 / single-ended 3.3-V clock input; turn XTAL off before using as GPIO.
43 VDDIO power_in 3.3-V digital I/O power pin; must be connected.
44 VDD power_in 1.2-V digital logic power pin; must be connected and not used to bias external circuits.
45 VSS power_in Digital ground; must be connected to board ground.
46 GPIO39 bidirectional General-purpose input/output 39 with multiplexed peripheral functions; internal pullup disabled by default.
47 GPIO8 bidirectional General-purpose input/output 8 with multiplexed peripheral functions; internal pullup disabled by default.
48 GPIO4 bidirectional General-purpose input/output 4 with multiplexed peripheral functions; internal pullup disabled by default.
49 GPIO3 bidirectional General-purpose input/output 3 with multiplexed peripheral functions; internal pullup disabled by default.
50 GPIO2 bidirectional General-purpose input/output 2 with multiplexed peripheral functions; internal pullup disabled by default.
51 GPIO1 bidirectional General-purpose input/output 1 with multiplexed peripheral functions; internal pullup disabled by default.
52 GPIO0 bidirectional General-purpose input/output 0 with multiplexed peripheral functions; internal pullup disabled by default.
53 GPIO40 bidirectional General-purpose input/output 40 with multiplexed peripheral functions; internal pullup disabled by default.
54 GPIO23 bidirectional General-purpose input/output 23 with multiplexed functions such as EQEP1_INDEX, SCIB_RX and SPIB_STE.
55 GPIO41 bidirectional General-purpose input/output 41 with multiplexed peripheral functions; internal pullup disabled by default.
56 GPIO22 bidirectional General-purpose input/output 22 with multiplexed functions such as EQEP1_STROBE, SCIB_TX and SPIB_CLK.
57 GPIO7 bidirectional General-purpose input/output 7 with multiplexed peripheral functions; internal pullup disabled by default.
58 VSS power_in Digital ground; must be connected to board ground.
59 VDD power_in 1.2-V digital logic power pin; must be connected and not used to bias external circuits.
60 VDDIO power_in 3.3-V digital I/O power pin; must be connected.
61 GPIO5 bidirectional General-purpose input/output 5 with multiplexed peripheral functions; internal pullup disabled by default.
62 GPIO9 bidirectional General-purpose input/output 9 with multiplexed functions such as EPWM5_B, SCIB_TX and SPIA_CLK.
63 GPIO10 bidirectional General-purpose input/output 10 with multiplexed functions such as EPWM6_A, SCIB_TX and SPIA_SOMI.
64 GPIO6 bidirectional General-purpose input/output 6 with multiplexed peripheral functions; internal pullup disabled by default.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: F280037SPM
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: f280037spm-etched.step / f280037spm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); f280037spm.step / f280037spm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (254 pp, sha256 7569bcf0246f0a66, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF