main
History Download
Ray Initial commit: component/f280025ptsr 4db0e71 6d ago

F280025PTSR

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-48(7x7)

F280025PTSR from Texas Instruments, in a LQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GPIO29 bidirectional General Purpose Input/Output 29, multiplexed with multiple functions including SCIA_TX and ePWM7_B
2 GPIO28 bidirectional General Purpose Input/Output 28, multiplexed with SCIA_RX and ePWM7_A
3 XRSn bidirectional Device Reset input and Watchdog Reset output, open-drain with internal pull-up; 2.2kΩ to 10kΩ external pull-up recommended with optional 100nF noise filter capacitor to VSS
4 A6/C6 input Analog Input (ADC-A input 6 or ADC-C input 6), no ADC channel associated with this pin
5 A3/C5/VDAC input ADC-A Input 3 / ADC-C Input 5 / Optional external reference voltage for on-chip CMPSS DAC; internal capacitor (connected to VSSA) requires minimum 1µF external capacitor if used as DAC reference
6 A2/C9 input ADC-A Input 2 / ADC-C Input 9
7 A15/C7 input ADC-A Input 15 / ADC-C Input 7
8 A11/C0 input ADC-A Input 11 / ADC-C Input 0
9 A5/C2 input ADC-A Input 5 / ADC-C Input 2
10 A1 input Analog Input 1 (not multiplexed with ADC channel)
11 A0/C15 input ADC-A Input 0 / ADC-C Input 15
12 VREFHI input ADC High Reference Voltage (external or internally generated); 2.2µF minimum capacitor required between VREFHI and VREFLO placed as close to device as possible
13 VREFLO input ADC Low Reference Voltage, typically connected to VSSA
14 A12/C1 input ADC-A Input 12 / ADC-C Input 1
15 A7/C3 input ADC-A Input 7 / ADC-C Input 3
16 A8/C11 input ADC-A Input 8 / ADC-C Input 11
17 VSSA power_in Analog Ground, must be connected to VSS
18 VDDA power_in 3.3V Analog Power Supply; minimum 2.2µF decoupling capacitor required on each pin
19 A4/C14 input ADC-A Input 4 / ADC-C Input 14
20 A9/C8 input ADC-A Input 9 / ADC-C Input 8
21 A10/C10 input ADC-A Input 10 / ADC-C Input 10
22 VSS power_in Digital Ground
23 GPIO13 bidirectional General Purpose Input/Output 13, multiplexed with ePWM7_B and other peripheral functions
24 GPIO12 bidirectional General Purpose Input/Output 12, multiplexed with ePWM7_A and other peripheral functions
25 GPIO33 bidirectional General Purpose Input/Output 33, multiplexed with I2CA_SCL and other functions
26 GPIO16 bidirectional General Purpose Input/Output 16, multiplexed with SPIA_SIMO and XCLKOUT
27 GPIO24 bidirectional General Purpose Input/Output 24, multiplexed with OUTPUTXBAR1 and other functions
28 TCK input JTAG Test Clock input with internal pull-up resistor
29 GPIO37/TDO output JTAG Test Data Output (default multiplex selection, tri-state when JTAG inactive) or GPIO37; requires internal or external pull-up to avoid input floating during JTAG inactivity
30 TMS bidirectional JTAG Test Mode Select input with internal pull-up resistor; external 2.2kΩ pull-up to VDDIO recommended for normal operation
31 GPIO35/TDI input JTAG Test Data Input (default multiplex selection) or GPIO35; internal pull-up disabled by default but should be enabled or external pull-up added to avoid input floating
32 GPIO32 bidirectional General Purpose Input/Output 32, multiplexed with I2CA_SDA and other functions
33 GPIO18_X2 bidirectional General Purpose Input/Output 18 or Crystal Oscillator Output X2; used as alternate function for external crystal circuit
34 GPIO19_X1 input General Purpose Input/Output 19 or Crystal Oscillator Input X1 / Single-ended Clock Input; used as alternate function for external crystal or single-ended 3.3V clock source
35 VDDIO power_in 3.3V Digital I/O Power Supply; multiple pins require individual decoupling capacitors
36 VDD power_in 1.2V Digital Logic Power Supply (internally generated by VREG); decoupling capacitors required at each pin per PMM specifications
37 VSS power_in Digital Ground
38 GPIO4 bidirectional General Purpose Input/Output 4, multiplexed with ePWM3_A and other peripheral functions
39 GPIO3 bidirectional General Purpose Input/Output 3, multiplexed with ePWM2_B and other peripheral functions
40 GPIO2 bidirectional General Purpose Input/Output 2, multiplexed with ePWM2_A and OUTPUTXBAR1
41 GPIO1 bidirectional General Purpose Input/Output 1, multiplexed with ePWM1_B and I2CA_SCL
42 GPIO0 bidirectional General Purpose Input/Output 0, multiplexed with ePWM1_A and other peripheral functions
43 GPIO7 bidirectional General Purpose Input/Output 7, multiplexed with ePWM4_B and other peripheral functions
44 VSS power_in Digital Ground
45 VDD power_in 1.2V Digital Logic Power Supply (internally generated by VREG); decoupling capacitors required at each pin per PMM specifications
46 VDDIO power_in 3.3V Digital I/O Power Supply; multiple pins require individual decoupling capacitors
47 GPIO5 bidirectional General Purpose Input/Output 5, multiplexed with ePWM3_B and other peripheral functions
48 GPIO6 bidirectional General Purpose Input/Output 6, multiplexed with ePWM4_A and OUTPUTXBAR4

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package LQFP-48(7x7)
Category Embedded Processors & Controllers
Pins 48

CAD (KiCad official)

  • Symbol: F280025PTSR
  • Footprint: Package_QFP:LQFP-48_7x7mm_P0.5mm
  • 3D model: LQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: f280025ptsr-etched.step / f280025ptsr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); f280025ptsr.step / f280025ptsr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (245 pp, sha256 0723d8e3e09e1f8b, retrieved 2026-09-30, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF