Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

F280025CPMS

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

F280025CPMS from Texas Instruments, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GPIO29 output General purpose input/output 29 with flexible pin multiplexing for various peripheral functions.
2 GPIO28 output General purpose input/output 28 with flexible pin multiplexing for SCI, ePWM, and other peripheral functions.
3 XRSn bidirectional Device reset input and watchdog reset output with open-drain configuration; internal pull-up to VDDIO.
4 VDD power_in 1.2V digital logic supply pin; requires decoupling capacitor.
5 VSS power_in Digital ground reference pin.
6 A6 input Analog input to ADC-A or CMPSS high positive comparator input; 50Ω source recommended.
7 C6 input Analog input to ADC-C or CMPSS-3 high positive comparator input with multiplexing capability.
8 A3/C5/VDAC input ADC-A input 3, ADC-C input 5, or optional external reference for CMPSS DAC; internal capacitor to VSSA.
9 A2/C9 input ADC-A input 2 and ADC-C input 9 with CMPSS comparator multiplexing options.
10 A15/C7 input ADC-A input 15 and ADC-C input 7 with CMPSS-1 high positive comparator input routing.
11 A14/C4 input ADC-A input 14 and ADC-C input 4 with CMPSS-3 comparator multiplexing support.
12 A11/C0 input ADC-A input 11 and ADC-C input 0 with CMPSS-1 high positive and high negative comparator inputs.
13 A5/C2 input ADC-A input 5 and ADC-C input 2 with CMPSS-3 comparator input options.
14 A1 input Analog input to ADC-A or CMPSS-1 high positive comparator input.
15 A0/C15 input ADC-A input 0 and ADC-C input 15 with CMPSS-3 high positive comparator input routing.
16 VREFHI input ADC high reference voltage; requires 2.2µF capacitor between VREFHI and VREFLO pins near device.
17 VREFLO input ADC low reference voltage; typically connected to VSSA or ground.
18 A12/C1 input ADC-A input 12 and ADC-C input 1 with CMPSS-2 and CMPSS-4 comparator multiplexing options.
19 A7/C3 input ADC-A input 7 and ADC-C input 3 with CMPSS-4 high positive and negative comparator inputs.
20 A8/C11 input ADC-A input 8 and ADC-C input 11 with CMPSS-2 and CMPSS-4 high positive comparator input routing.
21 VSSA power_in Analog ground reference pin; should be connected to VSS.
22 VDDA power_in 3.3V analog supply pin; requires minimum 2.2µF decoupling capacitor per pin.
23 A4/C14 input ADC-A input 4 and ADC-C input 14 with CMPSS-2 and CMPSS-4 comparator multiplexing support.
24 A9/C8 input ADC-A input 9 and ADC-C input 8 with CMPSS-2 and CMPSS-4 high positive comparator inputs.
25 A10/C10 input ADC-A input 10 and ADC-C input 10 with CMPSS-2 high positive and negative comparator inputs.
26 VSS power_in Digital ground reference pin.
27 VDD power_in 1.2V digital logic supply pin; requires decoupling capacitor.
28 VDDIO power_in 3.3V digital I/O supply pin; requires 0.1µF decoupling capacitor per pin.
29 GPIO13 output General purpose input/output 13 with flexible pin multiplexing for ePWM, eQEP, SPI, and peripheral functions.
30 GPIO12 output General purpose input/output 12 with flexible pin multiplexing for ePWM, eQEP, and communication peripherals.
31 GPIO11 output General purpose input/output 11 with flexible pin multiplexing for ePWM, eQEP, SPI, and I2C functions.
32 GPIO33 output General purpose input/output 33 with flexible pin multiplexing for I2C, SPI, and LIN communication.
33 GPIO16 output General purpose input/output 16 with flexible pin multiplexing for SPI, ePWM, and eQEP functions.
34 GPIO17 output General purpose input/output 17 with flexible pin multiplexing for SPI, ePWM, and CAN communication.
35 GPIO24 output General purpose input/output 24 with flexible pin multiplexing for SPI, LIN, and communication peripherals.
36 TCK input JTAG test clock input; internal pull-up enabled.
37 GPIO37/TDO tri_state General purpose input/output 37 or JTAG test data output; tri-state when no JTAG activity; internal pull-up recommended.
38 TMS bidirectional JTAG test mode select input; internal pull-up enabled; typically tied to VDDIO through 2.2kΩ resistor.
39 GPIO35/TDI input General purpose input/output 35 or JTAG test data input; default multiplexer selection is TDI; internal pull-up should be enabled.
40 GPIO32 output General purpose input/output 32 with flexible pin multiplexing for I2C, SPI, and LIN communication.
41 GPIO18_X2 output General purpose input/output 18 or crystal oscillator output X2 for external crystal or clock circuit.
42 GPIO19_X1 input General purpose input/output 19 or crystal oscillator input X1 for external crystal, resonator, or single-ended clock source.
43 VDDIO power_in 3.3V digital I/O supply pin; requires 0.1µF decoupling capacitor per pin.
44 VDD power_in 1.2V digital logic supply pin; requires decoupling capacitor.
45 VSS power_in Digital ground reference pin.
46 GPIO39 output General purpose input/output 39 with flexible pin multiplexing for FSI, eQEP, and CLB output functions.
47 GPIO8 output General purpose input/output 8 with flexible pin multiplexing for ePWM, ADC SOC, and I2C functions.
48 GPIO4 output General purpose input/output 4 with flexible pin multiplexing for ePWM, ADC SOC, SPI, and eQEP functions.
49 GPIO3 output General purpose input/output 3 with flexible pin multiplexing for ePWM, CAN, SPI, and FSI functions.
50 GPIO2 output General purpose input/output 2 with flexible pin multiplexing for ePWM, PMBus, SCI, SPI, and CAN.
51 GPIO1 output General purpose input/output 1 with flexible pin multiplexing for ePWM, I2C, and SPI communication.
52 GPIO0 output General purpose input/output 0 with flexible pin multiplexing for ePWM, I2C, SPI, and FSI functions.
53 GPIO40 output General purpose input/output 40 with flexible pin multiplexing for SPI, ePWM, and FSI functions.
54 GPIO23 output General purpose input/output 23 with flexible pin multiplexing for eQEP, SPI, and LIN communication.
55 GPIO41 output General purpose input/output 41 with flexible pin multiplexing for ePWM, FSI, and eQEP functions.
56 GPIO22 output General purpose input/output 22 with flexible pin multiplexing for eQEP, SPI, LIN, and CLB functions.
57 GPIO7 output General purpose input/output 7 with flexible pin multiplexing for ePWM, eQEP, SPI, and FSI functions.
58 VSS power_in Digital ground reference pin.
59 VDD power_in 1.2V digital logic supply pin; requires decoupling capacitor.
60 VDDIO power_in 3.3V digital I/O supply pin; requires 0.1µF decoupling capacitor per pin.
61 GPIO5 output General purpose input/output 5 with flexible pin multiplexing for ePWM, CAN, SPI, and HIC functions.
62 GPIO9 output General purpose input/output 9 with flexible pin multiplexing for ePWM, eQEP, SPI, LIN, and I2C.
63 GPIO10 output General purpose input/output 10 with flexible pin multiplexing for ePWM, ADC SOC, SPI, and LIN functions.
64 GPIO6 output General purpose input/output 6 with flexible pin multiplexing for ePWM, eQEP, SPI, FSI, and CLB functions.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: F280025CPMS
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: f280025cpms-etched.step / f280025cpms-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); f280025cpms.step / f280025cpms.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (245 pp, sha256 0723d8e3e09e1f8b, retrieved 2026-10-07, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF