component

ETA8123S2G

Public Made by Adom

by adom

ETA(钰泰) DC-DC Converters, SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)eta8123s2gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4h ago
viewers eta8123s2g: viewers · Ray 4h ago
eta8123s2g-etched.glb Publish 0.1.0 · Ray 4h ago
eta8123s2g-etched.step eta8123s2g: factory component page (tier=lcsc) · Ray 4h ago
eta8123s2g-hero.glb eta8123s2g: hero GLB from the etched model (keeps the MPN mark) · Ray 4h ago
eta8123s2g-hero.overlay.json Publish 0.1.0 · Ray 4h ago
eta8123s2g.glb Publish 0.1.0 · Ray 4h ago
eta8123s2g.kicad_mod Publish 0.1.0 · Ray 4h ago
eta8123s2g.kicad_sym Publish 0.1.0 · Ray 4h ago
eta8123s2g.lbr Publish 0.1.0 · Ray 4h ago
eta8123s2g.step Publish 0.1.0 · Ray 4h ago
package.json Publish 0.1.0 · Ray 4h ago
page.json Set visibility: public · Ray 4h ago
README.md Publish 0.1.0 · Ray 4h ago

ETA8123S2G

ETA(钰泰) · DC-DC Converters · SOT-23-6

ETA8123S2G from ETA(钰泰), in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BST power_out Bootstrap pin; connect a 10nF capacitor from this pin to SW.
2 GND power_in Ground reference pin for the regulator.
3 FB input Feedback input; connect an external resistor divider from the output to FB and GND to set VOUT, with a 0.6V typical FB voltage (0.593V to 0.612V) and R2 between 1kΩ and 20kΩ.
4 EN input Enable pin; drive high to enable the part, low or floating to disable it, with a rising threshold of 1.0V to 1.4V.
5 IN power_in Supply voltage input for 4V to 18V operation; bypass with a 10μF ceramic capacitor to GND.
6 SW output Inductor connection; connect the inductor between SW and the regulator output.

Key specifications

Parameter Value
Manufacturer ETA(钰泰)
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage Range 4 18 V 2
Input Shutdown Current 8 14 µA 2
FB Voltage 0.593 0.6 0.612 V 2
FB Input Current 0 1 µA 2
EN Rising Threshold 1 1.2 1.4 V Rising 3
EN Falling Threshold 0.9 1.1 1.3 V Falling 3
EN Input Current 2 6 uA VEN=2V 3
Ambient Temperature Range -40 85 °C 2
Junction Temperature Range -40 125 °C 2
IN, EN Voltage -0.3 19 V 2
SW Voltage -0.3 19 V Note (1): -5V for <10ns; note (2): 23V for <10ns 2
BST Voltage -0.3 V Maximum printed as SW+6V 2
FB Voltage (absolute maximum) -0.3 6 V 2
Junction Temperature (absolute maximum) 150 °C 2
Storage Temperature Range -55 150 °C 2
Power Dissipation PD 1.5 W Note (5): PD=(Tjmax-Ta)/θJA 2
Input UVLO Rising 3.7 V Hysteresis=320mV 2
Input OVP Rising 19 V Hysteresis=0.9V 2
Input Supply Current 230 µA VFB=0.65V, no switching 2
Switching Frequency 600 kHz 2
Short Circuit Hiccup On Time 1.5 mS Short circuit hiccup 3
Short Circuit Hiccup Off Time 4.5 mS Short circuit hiccup 3
FB Hiccup Threshold 0.2 V 3
High Side Switch On Resistance 95 mΩ 3
Low Side Switch On Resistance 50 mΩ 3
High Side Current Limit 5 A 3
SW Leakage Current 10 µA VIN=VSW=12V, EN=GND 3
Thermal Shutdown 150 °C Rising, Hysteresis =20° C 3
Thermal Resistance Junction-to-Ambient (EVB) θJA 80 C/W Note (4): 1OZ two-layer ETA EVB, TA=25C 2
Thermal Resistance Junction-to-Case (JESD51-3) θJC 90 C/W JESD51-3 JEDEC board, note (3) 2
Thermal Resistance Junction-to-Case (EVB) θJC 30 C/W Note (4): 1OZ two-layer ETA EVB, TA=25C 2

CAD (KiCad official)

  • Symbol: ETA8123S2G
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: eta8123s2g-etched.step / eta8123s2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); eta8123s2g.step / eta8123s2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ETA(钰泰) datasheet (9 pp, sha256 0f7e7616d73b05c0, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF