component
ETA8110S2G
Public Made by Adomby adom
etasolution DC-DC Converters, SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 1mo ago |
| viewers | 1mo ago |
| eta8110s2g-etched.glb | 1mo ago |
| eta8110s2g-etched.step | 1mo ago |
| eta8110s2g-hero.glb | 1mo ago |
| eta8110s2g-hero.overlay.json | 1mo ago |
| eta8110s2g.glb | 1mo ago |
| eta8110s2g.kicad_mod | 1mo ago |
| eta8110s2g.kicad_sym | 1mo ago |
| eta8110s2g.lbr | 1mo ago |
| eta8110s2g.step | 1mo ago |
| package.json | 1mo ago |
| page.json | 1mo ago |
| README.md | 1mo ago |
ETA8110S2G
etasolution · DC-DC Converters · SOT-23-6
ETA8110S2G from etasolution, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BST | passive | Bootstrap pin for the high-side driver; the datasheet specifies a 10nF capacitor connected from this pin to SW and gives a BST voltage limit of -0.3V to SW+6V. |
| 2 | GND | power_in | Ground reference for the regulator; the layout guide recommends connecting GND to a large copper area for heat spreading. |
| 3 | FB | input | Feedback input that receives an external resistor divider from the output to set VOUT (VREF 0.6V typical); FB voltage limit is -0.3V to 6V. |
| 4 | EN | input | Enable input: drive high to enable the part, low or floating to disable it; EN voltage limit is -0.3V to 24V and it has an internal 1MΩ pull-down to GND. |
| 5 | IN | power_in | Supply voltage input with a 3.5V to 18V operating range; bypass with a 10μF ceramic capacitor to GND, placed close to the pin. |
| 6 | SW | output | Inductor connection: connect an inductor between SW and the regulator output; SW voltage is rated -0.3V (-5V for <10ns) to 19V (23V for <10ns). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | etasolution |
| Package | SOT-23-6 |
| Category | Power Management (PMIC) |
| Pins | 6 |
CAD (KiCad official)
- Symbol:
ETA8110S2G - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
- 3D model files:
eta8110s2g-etched.step/eta8110s2g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);eta8110s2g.step/eta8110s2g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: etasolution datasheet (10 pp, sha256
917b9feba0ab52f2, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).