component

ETA8103S2G

Public Made by Adom

by adom

etasolution DC-DC Converters, SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)eta8103s2gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers eta8103s2g: viewers · Ray 1mo ago
eta8103s2g-etched.glb eta8103s2g: factory component page (tier=lcsc) · Ray 1mo ago
eta8103s2g-etched.step eta8103s2g: factory component page (tier=lcsc) · Ray 1mo ago
eta8103s2g-hero.glb eta8103s2g: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
eta8103s2g-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
eta8103s2g.glb Publish 0.1.0 · Ray 1mo ago
eta8103s2g.kicad_mod Publish 0.1.0 · Ray 1mo ago
eta8103s2g.kicad_sym Publish 0.1.0 · Ray 1mo ago
eta8103s2g.lbr Publish 0.1.0 · Ray 1mo ago
eta8103s2g.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json Set visibility: public · Ray 1mo ago
README.md Publish 0.1.0 · Ray 1mo ago

ETA8103S2G

etasolution · DC-DC Converters · SOT-23-6

ETA8103S2G from etasolution, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BST passive Bootstrap pin; connect a 10nF capacitor from this pin to SW to supply the high-side gate drive.
2 GND power_in Ground reference for the device.
3 FB input Feedback input; connect an external resistor divider from the output to FB and GND to set VOUT, with VREF of 0.6V typical and FB absolute maximum of -0.3V to 6V.
4 EN input Enable pin; drive high to enable the part and low or floating to disable it, with VIN,EN absolute maximum of -0.3V to 19V.
5 VIN power_in Supply voltage with a recommended input range of 4V to 18V; bypass with a 10µF ceramic capacitor to GND.
6 SW passive Inductor connection; connect an inductor between SW and the regulator output, with SW voltage rated -0.3V (-5V for under 10ns) to 19V (23V for under 10ns).

Key specifications

Parameter Value
Manufacturer etasolution
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: ETA8103S2G
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: eta8103s2g-etched.step / eta8103s2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); eta8103s2g.step / eta8103s2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: etasolution datasheet (8 pp, sha256 c0b84a2631e574d9, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF