component
ESP32-S3FH4R2
Public Made by Adomby adom
Espressif Systems WiFi Modules, QFN-56(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488
{
"slug": "esp32-s3fh4r2",
"version": "0.1.0",
"type": "component",
"description": "Espressif Systems WiFi Modules, QFN-56(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"iot-communication modules",
"esp32-s3fh4r2",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"esp32-s3fh4r2.kicad_sym",
"esp32-s3fh4r2.kicad_mod",
"esp32-s3fh4r2.glb",
"esp32-s3fh4r2.step",
"esp32-s3fh4r2.lbr",
"docs/hero.png",
"docs/esp32-s3fh4r2-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"esp32-s3fh4r2-hero.glb",
"esp32-s3fh4r2-hero.overlay.json",
"esp32-s3fh4r2-etched.glb"
],
"component": {
"mpn": "ESP32-S3FH4R2",
"manufacturer": "Espressif Systems",
"package": "QFN-56(7x7)",
"pin_count": 57,
"category": "IoT/Communication Modules",
"subcategory": "WiFi Modules",
"datasheet": "https://www.espressif.com/sites/default/files/documentation/esp32-s3_datasheet_en.pdf",
"parts": {
"symbol": "esp32-s3fh4r2.kicad_sym",
"footprint": "esp32-s3fh4r2.kicad_mod",
"model_3d": "esp32-s3fh4r2-hero.glb",
"model_3d_plain": "esp32-s3fh4r2-etched.glb",
"model_3d_step": "esp32-s3fh4r2-etched.step",
"model_3d_step_plain": "esp32-s3fh4r2.step",
"lbr": "esp32-s3fh4r2.lbr"
},
"distributor_links": {
"lcsc": "C3013940",
"mouser": "356-ESP32-S3FH4R2"
},
"distributor_check": {
"checked_at": "2026-10-27T22:56:59Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "deferred",
"error": "shared DigiKey quota guard: 978 calls left today"
},
"mouser": {
"pn": "356-ESP32-S3FH4R2",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "LNA_IN",
"type": "bidirectional",
"description": "Low Noise Amplifier (RF LNA) input/output signal for the 2.4 GHz RF path."
},
{
"number": "2",
"name": "VDD3P3",
"type": "power_in",
"description": "Analog power domain supply input, which must stay within the recommended supply range of the chip."
},
{
"number": "3",
"name": "VDD3P3",
"type": "power_in",
"description": "Analog power domain supply input, which must stay within the recommended supply range of the chip."
},
{
"number": "4",
"name": "CHIP_PU",
"type": "input",
"description": "Chip enable pin: high enables the chip (powered up) and low disables it (powered down); do not leave this pin floating."
},
{
"number": "5",
"name": "GPIO0",
"type": "bidirectional",
"description": "Strapping pin for chip boot mode control, powered by VDD3P3_RTC, with a default weak pull-up at reset and also available as RTC_GPIO0, sar_i2c_scl_0."
},
{
"number": "6",
"name": "GPIO1",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC, also RTC_GPIO1, TOUCH1 and ADC1_CH0, with a low-level glitch of about 60 us at power-up."
},
{
"number": "7",
"name": "GPIO2",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC, also RTC_GPIO2, TOUCH2 and ADC1_CH1, with a low-level glitch of about 60 us at power-up."
},
{
"number": "8",
"name": "GPIO3",
"type": "bidirectional",
"description": "Strapping pin for JTAG signal source control, powered by VDD3P3_RTC, also RTC_GPIO3, TOUCH3 and ADC1_CH2, with a low-level glitch of about 60 us at power-up."
},
{
"number": "9",
"name": "GPIO4",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC, also RTC_GPIO4, TOUCH4 and ADC1_CH3, with a low-level glitch of about 60 us at power-up."
},
{
"number": "10",
"name": "GPIO5",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC, also RTC_GPIO5, TOUCH5 and ADC1_CH4, with a low-level glitch of about 60 us at power-up."
},
{
"number": "11",
"name": "GPIO6",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC, also RTC_GPIO6, TOUCH6 and ADC1_CH5, with a low-level glitch of about 60 us at power-up."
},
{
"number": "12",
"name": "GPIO7",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC, also RTC_GPIO7, TOUCH7 and ADC1_CH6, with a low-level glitch of about 60 us at power-up."
},
{
"number": "13",
"name": "GPIO8",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC, also RTC_GPIO8, TOUCH8 and ADC1_CH7, with a low-level glitch of about 60 us at power-up."
},
{
"number": "14",
"name": "GPIO9",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC with input enabled at reset, also RTC_GPIO9, TOUCH9 and ADC1_CH8, with a low-level glitch of about 60 us at power-up."
},
{
"number": "15",
"name": "GPIO10",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC with input enabled at reset, also RTC_GPIO10, TOUCH10 and ADC1_CH9, with a low-level glitch of about 60 us at power-up."
},
{
"number": "16",
"name": "GPIO11",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC with input enabled at reset, also RTC_GPIO11, TOUCH11 and ADC2_CH0, with a low-level glitch of about 60 us at power-up."
},
{
"number": "17",
"name": "GPIO12",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC with input enabled at reset, also RTC_GPIO12, TOUCH12 and ADC2_CH1, with a low-level glitch of about 60 us at power-up."
},
{
"number": "18",
"name": "GPIO13",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC with input enabled at reset, also RTC_GPIO13, TOUCH13 and ADC2_CH2, with a low-level glitch of about 60 us at power-up."
},
{
"number": "19",
"name": "GPIO14",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC with input enabled at reset, also RTC_GPIO14, TOUCH14 and ADC2_CH3, with a low-level glitch of about 60 us at power-up."
},
{
"number": "20",
"name": "VDD3P3_RTC",
"type": "power_in",
"description": "Input supply for the RTC and part of the digital power domains, which also powers the RTC IO pins."
},
{
"number": "21",
"name": "XTAL_32K_P",
"type": "bidirectional",
"description": "32 kHz external clock positive pin connected to the oscillator, also GPIO15, RTC_GPIO15, U0RTS and ADC2_CH4."
},
{
"number": "22",
"name": "XTAL_32K_N",
"type": "bidirectional",
"description": "32 kHz external clock negative pin connected to the oscillator, also GPIO16, RTC_GPIO16, U0CTS and ADC2_CH5."
},
{
"number": "23",
"name": "GPIO17",
"type": "bidirectional",
"description": "General-purpose IO with a default drive strength of 10 mA, powered by VDD3P3_RTC, also RTC_GPIO17, ADC2_CH6 and U1TXD."
},
{
"number": "24",
"name": "GPIO18",
"type": "bidirectional",
"description": "General-purpose IO with a default drive strength of 10 mA, powered by VDD3P3_RTC, also RTC_GPIO18, ADC2_CH7, U1RXD and CLK_OUT3."
},
{
"number": "25",
"name": "GPIO19",
"type": "bidirectional",
"description": "USB_D- signal of the USB Serial/JTAG and USB OTG interface with a default drive strength of 40 mA, also GPIO19, RTC_GPIO19, ADC2_CH8 and U1RTS."
},
{
"number": "26",
"name": "GPIO20",
"type": "bidirectional",
"description": "USB_D+ signal of the USB Serial/JTAG and USB OTG interface with a default drive strength of 40 mA and USB pull-up enabled at reset, also GPIO20, RTC_GPIO20, ADC2_CH9 and U1CTS."
},
{
"number": "27",
"name": "GPIO21",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_RTC, also RTC_GPIO21."
},
{
"number": "28",
"name": "SPICS1",
"type": "bidirectional",
"description": "Chip select 1 for in-package PSRAM (CE#), powered by VDD_SPI with pull-up and input enabled at reset, and reserved for in-package memory."
},
{
"number": "29",
"name": "VDD_SPI",
"type": "power_in",
"description": "Backup power line for in-package memory, which can also act as the output supply for in-package and off-package flash/PSRAM SPI IO."
},
{
"number": "30",
"name": "SPIHD",
"type": "bidirectional",
"description": "Hold signal for in-package flash/PSRAM, powered by VDD_SPI with pull-up and input enabled at reset, and not to be used for other purposes."
},
{
"number": "31",
"name": "SPIWP",
"type": "bidirectional",
"description": "Write protect signal for in-package flash/PSRAM, powered by VDD_SPI with pull-up and input enabled at reset, and not to be used for other purposes."
},
{
"number": "32",
"name": "SPICS0",
"type": "bidirectional",
"description": "Chip select 0 for in-package flash (CS#), powered by VDD_SPI with pull-up and input enabled at reset, and not to be used for other purposes."
},
{
"number": "33",
"name": "SPICLK",
"type": "bidirectional",
"description": "Clock signal for in-package flash/PSRAM, powered by VDD_SPI with pull-up and input enabled at reset, and not to be used for other purposes."
},
{
"number": "34",
"name": "SPIQ",
"type": "bidirectional",
"description": "Data output (SO/SIO1) for in-package flash/PSRAM, powered by VDD_SPI with pull-up and input enabled at reset, and not to be used for other purposes."
},
{
"number": "35",
"name": "SPID",
"type": "bidirectional",
"description": "Data input (SI/SIO0) for in-package flash/PSRAM, powered by VDD_SPI with pull-up and input enabled at reset, and not to be used for other purposes."
},
{
"number": "36",
"name": "SPICLK_N",
"type": "bidirectional",
"description": "Differential negative SPI clock, powered by VDD_SPI or VDD3P3_CPU and also available as GPIO48, with input enabled at reset."
},
{
"number": "37",
"name": "SPICLK_P",
"type": "bidirectional",
"description": "Differential positive SPI clock, powered by VDD_SPI or VDD3P3_CPU and also available as GPIO47, with input enabled at reset."
},
{
"number": "38",
"name": "GPIO33",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD_SPI or VDD3P3_CPU that carries the DQ4 data line for 8-line SPI and can be used as GPIO only if no flash or PSRAM uses 8-line SPI mode."
},
{
"number": "39",
"name": "GPIO34",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD_SPI or VDD3P3_CPU that carries the DQ5 data line for 8-line SPI and can be used as GPIO only if no flash or PSRAM uses 8-line SPI mode."
},
{
"number": "40",
"name": "GPIO35",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD_SPI or VDD3P3_CPU that carries the DQ6 data line for 8-line SPI and can be used as GPIO only if no flash or PSRAM uses 8-line SPI mode."
},
{
"number": "41",
"name": "GPIO36",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD_SPI or VDD3P3_CPU that carries the DQ7 data line for 8-line SPI and can be used as GPIO only if no flash or PSRAM uses 8-line SPI mode."
},
{
"number": "42",
"name": "GPIO37",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD_SPI or VDD3P3_CPU that carries the DQS/DM strobe for 8-line SPI and can be used as GPIO only if no flash or PSRAM uses 8-line SPI mode."
},
{
"number": "43",
"name": "GPIO38",
"type": "bidirectional",
"description": "General-purpose IO powered by VDD3P3_CPU with input enabled at reset."
},
{
"number": "44",
"name": "MTCK",
"type": "bidirectional",
"description": "JTAG test clock pin powered by VDD3P3_CPU, also GPIO39, and its pull-up depends on the EFUSE_DIS_PAD_JTAG setting."
},
{
"number": "45",
"name": "MTDO",
"type": "bidirectional",
"description": "JTAG test data output pin powered by VDD3P3_CPU, also GPIO40, with input enabled at reset."
},
{
"number": "46",
"name": "VDD3P3_CPU",
"type": "power_in",
"description": "Digital power domain supply input for the digital IO pins."
},
{
"number": "47",
"name": "MTDI",
"type": "bidirectional",
"description": "JTAG test data input pin powered by VDD3P3_CPU, also GPIO41, with input enabled at reset."
},
{
"number": "48",
"name": "MTMS",
"type": "bidirectional",
"description": "JTAG test mode select pin powered by VDD3P3_CPU, also GPIO42, with input enabled at reset."
},
{
"number": "49",
"name": "U0TXD",
"type": "bidirectional",
"description": "UART0 transmit data pin powered by VDD3P3_CPU with a default weak pull-up at reset, also GPIO43."
},
{
"number": "50",
"name": "U0RXD",
"type": "bidirectional",
"description": "UART0 receive data pin powered by VDD3P3_CPU with a default weak pull-up at reset, also GPIO44."
},
{
"number": "51",
"name": "GPIO45",
"type": "bidirectional",
"description": "Strapping pin powered by VDD3P3_CPU with a default weak pull-down at reset, controlling the VDD_SPI voltage."
},
{
"number": "52",
"name": "GPIO46",
"type": "bidirectional",
"description": "Strapping pin powered by VDD3P3_CPU with a default weak pull-down at reset, controlling chip boot mode and ROM message printing."
},
{
"number": "53",
"name": "XTAL_N",
"type": "passive",
"description": "External clock input/output connected to the chip crystal or oscillator, as the negative side of the differential clock."
},
{
"number": "54",
"name": "XTAL_P",
"type": "passive",
"description": "External clock input/output connected to the chip crystal or oscillator, as the positive side of the differential clock."
},
{
"number": "55",
"name": "VDDA",
"type": "power_in",
"description": "Analog power domain supply input."
},
{
"number": "56",
"name": "VDDA",
"type": "power_in",
"description": "Analog power domain supply input."
},
{
"number": "57",
"name": "GND",
"type": "power_in",
"description": "External ground connection for the chip."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Pins 53 and 54 are printed as XTAL_N and XTAL_P, but the revision history (v0.6) says chip revision ; Figure 7-2 for ESP32-S3FH4R2 shows a larger exposed pad (EPAD, dimensions D2 and E2). The dimensions; The provided text covers 52 of 87 pages. Pin data for all 57 pins was taken from Table 2-1, Table 2-"
],
"pages_sent": 52,
"cost_usd": 0.1885,
"at": "2026-10-27T22:56:40"
},
"datasheet": {
"url": "https://www.espressif.com/sites/default/files/documentation/esp32-s3_datasheet_en.pdf",
"pages": 87,
"sha256": "2d5a7cb7fd559d8d",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 57,
"described": 57,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "esp32-s3fh4r2.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
7.0,
7.0,
0.92
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "a7e1b68d7c240016a0c468e633f7967f445758a90dea110c3eff24882158aaa8",
"checked": "2026-10-27",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "esp32-s3fh4r2-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
7.0,
7.0,
0.92
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "1375b8dd5409f2352162e4392c66ae51a3a38b3bf37b40da0857bd0cd0b63800",
"checked": "2026-10-27",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}