Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ESDAVLC5-1BF4

STMicroelectronics · ESD And Surge Protection (TVS/ESD) · 0201

ESDAVLC5-1BF4 from STMicroelectronics, in a 0201. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O1 passive Bidirectional ESD protection terminal (pin 1, marked end of the package) connected to the protected line, with working voltage VRM of -5.3 V to 5.3 V and breakdown voltage VBR of 5.8 V min at 1 mA.
2 I/O2 passive Second terminal of the bidirectional TVS diode, connected to the other side (typically ground or return) of the protected line, with the same ±5.3 V working voltage and ±12 kV contact / ±30 kV air IEC 61000-4-2 rating.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package 0201
Category Circuit Protection
Pins 2

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Breakdown voltage VBR 5.8 8.5 V IR = 1 mA 2
Working voltage VRM -5.3 5.3 V 2
Leakage current IRM 100 nA VRM = ±5.3 V 2
Clamping voltage VCL 11.7 V IPP = 1.7 A- 8/20 2
Clamping voltage VCL 16.3 V IEC 61000-4-2, measured at 30 ns 2
Clamping voltage VCL 19.2 V TLP measurement (pulse durantion 100 ns), IPP = 16 A 2
Peak pulse voltage (contact discharge) VPP -12 12 kV IEC 61000-4-2 contact discharge 2
Peak pulse voltage (air discharge) VPP -30 30 kV IEC 61000-4-2 air discharge 2
Peak pulse power PPP 20 W 8/20 µs 2
Peak pulse current IPP -1.7 1.7 A 8/20 µs 2
Operating junction temperature range Tj -55 150 °C 2
Storage temperature range Tstg -65 150 °C 2
Maximum lead temperature for soldering TL 260 °C during 10 s 2
Line capacitance CLINE 7 pF VLINE= 0 V, F = 1 MHz, VOSC = 30 mV 2
Dynamic resistance RD 0.67 Ω Pulse durantion 100 ns 2
Cut-off frequency FC 1.5 GHz -3dB 2

CAD (KiCad official)

  • Symbol: ESDAVLC5-1BF4
  • Footprint: Diode_SMD:D_0201_0603Metric
  • 3D model: 0201, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.3 mm nominal 01005 height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: esdavlc5-1bf4-etched.step / esdavlc5-1bf4-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); esdavlc5-1bf4.step / esdavlc5-1bf4.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (10 pp, sha256 468744accd1f3933, retrieved 2026-10-20, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF