main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 25d ago
viewers esd7l5-0dt5g-es: viewers · Ray 25d ago
esd7l5-0dt5g-es-etched.glb esd7l5-0dt5g-es: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 18d ago
esd7l5-0dt5g-es-etched.step esd7l5-0dt5g-es: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 18d ago
esd7l5-0dt5g-es-hero.glb esd7l5-0dt5g-es: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 18d ago
esd7l5-0dt5g-es-hero.overlay.json esd7l5-0dt5g-es: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 18d ago
esd7l5-0dt5g-es.glb plain STEP: one free product with face colours (generated model was nested; tscircuit read it white) · Ray 18d ago
esd7l5-0dt5g-es.kicad_mod Publish 0.1.0 · Ray 25d ago
esd7l5-0dt5g-es.kicad_sym Publish 0.1.0 · Ray 25d ago
esd7l5-0dt5g-es.lbr Publish 0.1.0 · Ray 25d ago
esd7l5-0dt5g-es.step plain STEP: one free product with face colours (generated model was nested; tscircuit read it white) · Ray 18d ago
package.json esd7l5-0dt5g-es: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 18d ago
page.json esd7l5-0dt5g-es: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray 18d ago
README.md Publish 0.1.0 · Ray 25d ago

ESD7L5.0DT5G-ES

ElecSuper · ESD And Surge Protection (TVS/ESD) · SOT-723

ESD7L5.0DT5G-ES from ElecSuper, in a SOT-723. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IO bidirectional Connects to an IO data line; the TVS clamp protects it with a 5.0 V reverse stand-off voltage (VRWM) and 0.25 pF typical IO-IO junction capacitance.
2 IO bidirectional Connects to an IO data line; the TVS clamp protects it with a 5.0 V reverse stand-off voltage (VRWM) and 0.25 pF typical IO-IO junction capacitance.
3 GND power_in Connects to ground; the reference for the IO-GND junction capacitance of 0.5 pF typical at VR=0V, f=1MHz.

Key specifications

Parameter Value
Manufacturer ElecSuper
Package SOT-723
Category Circuit Protection
Pins 3

CAD (KiCad official)

  • Symbol: ESD7L5.0DT5G-ES
  • Footprint: Package_TO_SOT_SMD:SOT-723
  • 3D model: SOT-723, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.5 mm nominal SOT-723 height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: esd7l5-0dt5g-es-etched.step / esd7l5-0dt5g-es-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); esd7l5-0dt5g-es.step / esd7l5-0dt5g-es.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ElecSuper datasheet (7 pp, sha256 ae328f8becad46a0, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF