component
ES9023P
Public Made by Adomby adom
ESS Tech Digital To Analog Converters (DAC), SOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownES9023P
ESS Tech · Digital To Analog Converters (DAC) · SOP-16
ES9023P from ESS Tech, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BCK | input | I2S Bit Clock input, typically 64x FS for serial data synchronization |
| 2 | LRCK | input | I2S L/R (Word) Clock for channel selection between left and right |
| 3 | SDI | input | I2S Serial Data Input for 24-bit PCM audio data |
| 4 | DIF | input | Mode select input, low for I2S mode or high for Left Justified mode |
| 5 | AVCC | power_in | Analog power supply, +3.6V ±5% (31mA nominal) or +3.3V ±5% (23mA nominal) |
| 6 | VREG | power_out | Analog Reference Output voltage for internal biasing and stabilization |
| 7 | AOUTL | output | Left channel audio output, ground-referenced up to 2Vrms into 5kΩ minimum load |
| 8 | AOUTR | output | Right channel audio output, ground-referenced up to 2Vrms into 5kΩ minimum load |
| 9 | CP | passive | Positive terminal of external 2.2µF charge pump capacitor |
| 10 | CN | passive | Negative terminal of external 2.2µF charge pump capacitor |
| 11 | NEG | power_in | Negative power supply voltage generated internally by charge pump |
| 12 | AGND | power_in | Analog ground reference for audio output stage and bias circuits |
| 13 | MCLK | input | Master Clock input, minimum 192x FS in asynchronous mode |
| 14 | DGND | power_in | Digital ground reference for digital input interface circuits |
| 15 | MUTE_B | input | Active-low mute control input with internal ramp timing and power management |
| 16 | ZD | output | Zero Detect status output, asserted high when both channels are zero for 8192 LRCK cycles |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | ESS Tech |
| Package | SOP-16 |
| Category | Data Acquisition |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
ES9023P - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOP-16 (KiCad packages3D, STEP)
- 3D model files:
es9023p-etched.step/es9023p-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);es9023p.step/es9023p.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: ESS Tech datasheet (14 pp, sha256
49f71d3f9db9ad4e, retrieved 2026-09-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).