component

EL7212CSZ

Public Made by Adom

by adom

RENESAS Pre-ordered Chips, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterface icsel7212cszfactory-2.0.0extractor-text

Verified EL7212CSZ

by Ray · last 5 Nov 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

5 Nov 2026RayPublished by the parts factory: tier mfr, 8 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: EL7212CSZ · SOIC-8 · 8 pins
  • ✓copper: 8 copper pads, none touching another net
  • ✓datasheet: all 8 pin names found in the 9-page datasheet
  • ✓distributor: lcsc C1549305, digikey EL7212CSZ-ND, mouser 968-EL7212CSZ
  • ✓family: SOIC-8_3.9x4.9mm_P1.27mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-hjxtxmqd/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 8 pins = 8 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 8 pins agree
  • ✓symbol_text: no pin names collide
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ el7212csz.kicad_sym✓ el7212csz.kicad_mod✓ el7212csz.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4d ago
viewers el7212csz: viewers · Ray 4d ago
el7212csz-etched.glb Publish 0.1.0 · Ray 4d ago
el7212csz-etched.step el7212csz: factory component page (tier=mfr) · Ray 4d ago
el7212csz-hero.glb el7212csz: hero GLB from the etched model (keeps the MPN mark) · Ray 4d ago
el7212csz-hero.overlay.json Publish 0.1.0 · Ray 4d ago
el7212csz.glb Publish 0.1.0 · Ray 4d ago
el7212csz.kicad_mod Publish 0.1.0 · Ray 4d ago
el7212csz.kicad_sym Publish 0.1.0 · Ray 4d ago
el7212csz.lbr Publish 0.1.0 · Ray 4d ago
el7212csz.step Publish 0.1.0 · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Publish 0.1.0 · Ray 4d ago
verification.json Verified: Published by the parts factory: tier mfr, 8 pins · Ray 4d ago

EL7212CSZ

RENESAS · Pre-ordered Chips · SOIC-8

EL7212CSZ from RENESAS, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connect pin with no internal function stated in the datasheet.
2 IN A input Channel A input of the inverting driver, with logic high threshold of 2.4V min and logic low of 0.8V max, and not to exceed 0.3V above V+.
3 GND power_in Ground reference for the supply and the inputs and outputs.
4 IN B input Channel B input of the inverting driver, with logic high threshold of 2.4V min and logic low of 0.8V max, and not to exceed 0.3V above V+.
5 OUT B output Channel B inverting driver output, with 2A peak source and sink current and 100mA continuous.
6 V+ power_in Positive supply, operating range 4.5V to 15V with 16.5V absolute maximum to GND.
7 OUT A output Channel A inverting driver output, with 2A peak source and sink current and 100mA continuous.
8 NC unconnected No connect pin with no internal function stated in the datasheet.

Key specifications

Parameter Value
Manufacturer RENESAS
Package SOIC-8
Category Interface ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Logic 1 Input Voltage VIH 2.4 V 3
Logic 0 Input Voltage VIL 0.8 V 3
Logic 1 Input Current IIH 0.1 10 µA @V+ 3
Logic 0 Input Current IIL 0.1 10 µA @0V 3
Pull-Up Resistance ROH 3 6 IOUT = -100mA 3
Pull-Down Resistance ROL 4 6 IOUT = +100mA 3
Power Supply Current IS 1 2.5 mA Inputs High/EL7212 3
Operating Voltage VS 4.5 15 V 3
Rise Time tR 10 20 ns CL = 1000pF 3
Fall Time tF 13 20 ns CL = 1000pF 3
Turn-On Delay Time tD1 18 25 ns See Timing Table 3
Turn-Off Delay Time tD2 20 25 ns See Timing Table 3
Rise Time tR 7.5 ns CL = 500pF 3
Fall Time tF 10 ns CL = 500pF 3
Supply Voltage (V+ to GND) 16.5 V V+ to Gnd 3
Input Pins Voltage -0.3 0.3 V Referenced to V+ (printed as -0.3V to +0.3V above V+) 3
Combined Peak Output Current 4 A 3
Storage Temperature Range -65 150 °C 3
Ambient Operating Temperature -40 85 °C 3
Operating Junction Temperature 125 °C 3

CAD (KiCad official)

  • Symbol: EL7212CSZ
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: el7212csz-etched.step / el7212csz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); el7212csz.step / el7212csz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: RENESAS datasheet (9 pp, sha256 51f9ee22c05692a0, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF