main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 19d ago
viewers el0611: viewers · Ray 19d ago
el0611-etched.glb el0611: factory component page (tier=lcsc) · Ray 19d ago
el0611-etched.step el0611: factory component page (tier=lcsc) · Ray 19d ago
el0611-hero.glb el0611: hero GLB from the etched model (keeps the MPN mark) · Ray 19d ago
el0611-hero.overlay.json Publish 0.1.0 · Ray 19d ago
el0611.glb Publish 0.1.0 · Ray 19d ago
el0611.kicad_mod Publish 0.1.0 · Ray 19d ago
el0611.kicad_sym Publish 0.1.0 · Ray 19d ago
el0611.lbr Publish 0.1.0 · Ray 19d ago
el0611.step Publish 0.1.0 · Ray 19d ago
package.json Publish 0.1.0 · Ray 19d ago
page.json Set visibility: public · Ray 19d ago
README.md Publish 0.1.0 · Ray 19d ago

EL0611

Everlight Elec · Logic Output Optoisolators · SOP-8

EL0611 from Everlight Elec, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connection; the datasheet lists this pin as not connected.
2 Anode passive Anode of the internal infrared emitting diode; absolute maximum forward current IF is 20 mA and reverse voltage VR is 5 V.
3 Cathode passive Cathode of the internal infrared emitting diode; the LED is driven between this pin and the Anode (pin 2).
4 NC unconnected No connection; the datasheet lists this pin as not connected.
5 GND power_in Ground reference for the output stage and VCC; the 0.1 µF VCC bypass capacitor must be connected between pins 8 and 5 as close as possible to the package.
6 Vout output Logic gate output of the high-speed photodetector; absolute maximum output voltage VO is 7.0 V and output current IO is 50 mA.
7 VE input Strobable enable input with an internal pull-up (no external pull-up required); it must not exceed VCC by more than 500 mV and its absolute maximum is 5.5 V.
8 VCC power_in Supply pin for the output logic stage; bypass to GND (pin 5) with a 0.1 µF ceramic or solid tantalum capacitor or larger, placed as close as possible to the package.

Key specifications

Parameter Value
Manufacturer Everlight Elec
Package SOP-8
Category Optoisolators
Pins 8

CAD (KiCad official)

  • Symbol: EL0611
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: el0611-etched.step / el0611-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); el0611.step / el0611.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Everlight Elec datasheet (14 pp, sha256 71f632a4152a43fc, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF