Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

EG8403

EG Micro · Audio Power OpAmps · SOP-16

EG8403 from EG Micro, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTL+ output Left channel non-inverting (positive) Class-D BTL speaker output. Connects to the '+' terminal of the left speaker.
2 PGND power_in Power ground for the left channel Class-D output stage. Tie to the board ground plane close to the decoupling capacitors.
3 OUTL- output Left channel inverting (negative) Class-D BTL speaker output. Connects to the '-' terminal of the left speaker.
4 PVDD power_in Power supply for the Class-D output stage (typical 5V). Decouple locally with a 1µF ceramic (a bulk 470µF is shared across both PVDD pins).
5 MUTE input Mute control input, active low. Drive low to mute the outputs; drive high (or leave floating per typ. app) for normal operation.
6 VDD power_in Analog supply for the internal amplifier front-end and biasing. Decouple with a 1µF ceramic capacitor to GND.
7 INL input Left channel audio input. AC-couple through a series input capacitor (typ. 0.47µF) from the audio source.
8 VREF passive Internal analog reference bypass. Connect a bypass capacitor (typ. 0.1µF) from this pin to GND; do not drive externally.
9 NC unconnected No connect. Leave floating or tie to ground per PCB convenience.
10 INR input Right channel audio input. AC-couple through a series input capacitor (typ. 0.47µF) from the audio source.
11 GND power_in Analog ground return for the front-end and reference circuitry.
12 SHDN input System shutdown control, active low. Drive low to place the device into low-power shutdown; drive high for normal operation.
13 PVDD power_in Power supply for the Class-D output stage (typical 5V). Decouple locally with a 1µF ceramic; shares bulk capacitor with pin 4.
14 OUTR- output Right channel inverting (negative) Class-D BTL speaker output. Connects to the '-' terminal of the right speaker.
15 PGND power_in Power ground for the right channel Class-D output stage. Tie to the board ground plane close to the decoupling capacitors.
16 OUTR+ output Right channel non-inverting (positive) Class-D BTL speaker output. Connects to the '+' terminal of the right speaker.

Key specifications

Parameter Value
Manufacturer EG Micro
Package SOP-16
Category Op-amp/Cmp
Pins 16

CAD (KiCad official)

  • Symbol: EG8403
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: eg8403-etched.step / eg8403-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); eg8403.step / eg8403.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: EG Micro datasheet (12 pp, sha256 1dff96c35ebae928, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF