main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers eg3844: viewers · Ray 1mo ago
eg3844-etched.glb eg3844: factory component page (tier=lcsc) · Ray 1mo ago
eg3844-etched.step eg3844: factory component page (tier=lcsc) · Ray 1mo ago
eg3844-hero.glb eg3844: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
eg3844-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
eg3844.glb Publish 0.1.0 · Ray 1mo ago
eg3844.kicad_mod Publish 0.1.0 · Ray 1mo ago
eg3844.kicad_sym Publish 0.1.0 · Ray 1mo ago
eg3844.lbr Publish 0.1.0 · Ray 1mo ago
eg3844.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json Set visibility: public · Ray 1mo ago
README.md Publish 0.1.0 · Ray 1mo ago

EG3844

EG Micro · AC-DC Controllers And Regulators · SOP-8

EG3844 from EG Micro, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FB input Feedback pin: the PWM duty cycle is set by the voltage on this pin together with the current-sense signal, with PWM gain 2.8 V/V, open-circuit voltage 5.3 V, power-limit threshold 4.6 V, and an absolute maximum of 6 V for FB.
2 nc unconnected No connection (floating); the datasheet states this pin is left open.
3 CS input Current-sense input that monitors the voltage across the external sense resistor for cycle-by-cycle current limiting, with a current-limit threshold Vcs(max) of 0.85 to 0.95 V (0.9 V typical), 250 ns leading-edge blanking, and an absolute maximum of 6 V.
4 RI passive Oscillator frequency-set pin: a resistor between RI and GND sets the switching frequency by Fosc(KHz) = 3640 / RI(KΩ) (60 to 70 kHz, 65 kHz typical at RI = 56 kΩ), with an absolute maximum of 6 V and open-circuit voltage 2 V.
5 GND power_in Chip ground.
6 OUT output Gate-drive output that drives the power MOSFET gate, with absolute range -0.3 V to VCC+0.3 V, low-level output at most 0.3 V at 20 mA sink, and high-level output 11 V at 20 mA source.
7 VCC power_in Supply pin: UVLO turn-on 15 to 17 V (16 V typical) and turn-off 9.5 to 11.5 V (10.5 V typical), overvoltage protection 20 to 25 V, absolute maximum 27 V, and zener clamp 26 to 28 V at 10 mA with a maximum clamp current of 10 mA.
8 REF power_out 5 V reference output with Vref of 4.9 to 5.5 V (5.2 V typical) and maximum output current 5 mA; the datasheet states this pin may be left floating.

Key specifications

Parameter Value
Manufacturer EG Micro
Package SOP-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: EG3844
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: eg3844-etched.step / eg3844-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); eg3844.step / eg3844.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: EG Micro datasheet (11 pp, sha256 9481152ff37b83b3, retrieved 2026-10-10, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF