Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

EG3033

EG Micro · Isolators - Gate Drivers · SOP-16

EG3033 from EG Micro, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 HIN3 input Channel 3 high-side logic input. Logic '0' turns OFF the high-side PMOS (HO3), logic '1' turns it ON. Active-high control with Vin(H) >= 2V, Vin(L) <= 0.8V.
2 HIN2 input Channel 2 high-side logic input. Logic '0' turns OFF the high-side PMOS (HO2), logic '1' turns it ON.
3 HIN1 input Channel 1 high-side logic input. Logic '0' turns OFF the high-side PMOS (HO1), logic '1' turns it ON.
4 LIN3 input Channel 3 low-side logic input. Logic '0' turns OFF the low-side NMOS (LO3), logic '1' turns it ON.
5 LIN2 input Channel 2 low-side logic input. Logic '0' turns OFF the low-side NMOS (LO2), logic '1' turns it ON.
6 LIN1 input Channel 1 low-side logic input. Logic '0' turns OFF the low-side NMOS (LO1), logic '1' turns it ON.
7 5V power_out 5V LDO output (4.75-5.25V, up to 30-50mA). Bypass with 1-10uF ceramic capacitor. May be used to supply an external MCU.
8 VCC1 power_in 5V LDO / logic supply input, 5.5V to 36V (absolute max 40V). A series resistor to VCC1 can reduce power dissipation when input voltage is high.
9 VCC2 power_in Driver stage supply input, 6V to 36V (absolute max 40V). Powers the high/low-side gate drivers; place bypass capacitor close to the pin. UVLO turn-on ~5.8V, turn-off ~5.2V.
10 HO1 output Channel 1 high-side gate drive output for external PMOS. Swings between VCC2 (OFF) and VCC2-10V (ON). Source/sink capability 0.26A / 40mA.
11 LO1 output Channel 1 low-side gate drive output for external NMOS. Swings between 0V (OFF) and ~10V (ON). Source/sink capability 45mA / 0.28A.
12 HO2 output Channel 2 high-side gate drive output for external PMOS. Swings between VCC2 (OFF) and VCC2-10V (ON).
13 LO2 output Channel 2 low-side gate drive output for external NMOS. Swings between 0V (OFF) and ~10V (ON).
14 HO3 output Channel 3 high-side gate drive output for external PMOS. Swings between VCC2 (OFF) and VCC2-10V (ON).
15 LO3 output Channel 3 low-side gate drive output for external NMOS. Swings between 0V (OFF) and ~10V (ON).
16 GND power_in Chip ground reference for logic, LDO, and low-side drivers.

Key specifications

Parameter Value
Manufacturer EG Micro
Package SOP-16
Category PMIC
Pins 16

CAD (KiCad official)

  • Symbol: EG3033
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: eg3033-etched.step / eg3033-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); eg3033.step / eg3033.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: EG Micro datasheet (14 pp, sha256 9e74846757e4f45a, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF