main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers eg2129: viewers · Ray 7d ago
eg2129-etched.glb Publish 0.1.0 · Ray 7d ago
eg2129-etched.step eg2129: factory component page (tier=lcsc) · Ray 7d ago
eg2129-hero.glb eg2129: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
eg2129-hero.overlay.json Publish 0.1.0 · Ray 7d ago
eg2129.glb Publish 0.1.0 · Ray 7d ago
eg2129.kicad_mod Publish 0.1.0 · Ray 7d ago
eg2129.kicad_sym Publish 0.1.0 · Ray 7d ago
eg2129.lbr Publish 0.1.0 · Ray 7d ago
eg2129.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

EG2129

EG Micro · Gate Drivers · SSOP-24

EG2129 from EG Micro, in a SSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 HIN1 input Logic input for the channel 1 high-side MOS transistor, active high: 1 turns the high-side switch on and 0 turns it off.
2 LIN1 input Logic input for the channel 1 low-side MOS transistor, active high: 1 turns the low-side switch on and 0 turns it off.
3 HIN2 input Logic input for the channel 2 high-side MOS transistor, active high: 1 turns the high-side switch on and 0 turns it off.
4 LIN2 input Logic input for the channel 2 low-side MOS transistor, active high: 1 turns the low-side switch on and 0 turns it off.
5 SD1 bidirectional Active-low logic signal that forces LO1 and HO1 outputs low when pulled low.
6 SD2 bidirectional Active-low logic signal that forces LO2 and HO2 outputs low when pulled low.
7 CINN1 input Negative input of comparator 1; comparator input voltage range is 0.1 V to VCC.
8 CINP1 input Positive input of comparator 1; comparator input voltage range is 0.1 V to VCC.
9 CINN2 input Negative input of comparator 2; comparator input voltage range is 0.1 V to VCC.
10 CINP2 input Positive input of comparator 2; comparator input voltage range is 0.1 V to VCC.
11 VCC power_in Chip supply input, 10 V to 20 V; decouple with a high-frequency bypass capacitor to reduce high-frequency noise at the input.
12 GND power_in Low-side ground.
13 LO2 output Drives the gate of the channel 2 low-side power MOS transistor.
14 LO1 output Drives the gate of the channel 1 low-side power MOS transistor.
15 NC unconnected No internal connection; left floating (suspended).
16 NC unconnected No internal connection; left floating (suspended).
17 VS2 power_in High-side floating ground reference for channel 2.
18 HO2 output Drives the gate of the channel 2 high-side power MOS transistor.
19 VB2 power_in High-side floating supply for channel 2 (bootstrap supply node).
20 NC unconnected No internal connection; left floating (suspended).
21 NC unconnected No internal connection; left floating (suspended).
22 VS1 power_in High-side floating ground reference for channel 1.
23 HO1 output Drives the gate of the channel 1 high-side power MOS transistor.
24 VB1 power_in High-side floating supply for channel 1 (bootstrap supply node).

Key specifications

Parameter Value
Manufacturer EG Micro
Package SSOP-24
Category Motor Driver ICs
Pins 24

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Bootstrap high-side supply VB (absolute max) VB -0.3 600 V 8
Low-side output LO (absolute max); upper limit printed as VCC+0.3 LO -0.3 V 8
VCC supply (absolute max) VCC -0.3 25 V 9
Logic input HIN/LIN (absolute max); upper limit printed as VCC+0.3 HIN LIN -0.3 V 9
Comparator input CINN/CINP (absolute max); upper limit printed as VCC+0.3 CINN CINP -0.3 V 9
Logic input SD (absolute max); upper limit printed as VCC+0.3 SD -0.3 V 9
Ambient operating temperature TA TA -40 125 ℃ 9
Storage temperature Tstr Tstr -55 150 ℃ 9
Soldering temperature TL TL 300 ℃ T=10S 9
Supply voltage VCC (electrical table) Vcc 10 15 20 V 9
Quiescent current Icc 50 250 500 uA 输入悬空,CIN=0,CIP=1 9
Logic input high threshold INH 2.5 V 所有输入控制信号 9
Logic input low threshold INL -0.3 0 1 V 所有输入控制信号 9
VCC turn-on threshold Vcc(on) 7.4 8.4 9.4 V 9
VCC turn-off threshold Vcc(off) 6.9 7.9 8.9 V 9
VB turn-on threshold VB(on) 6.8 7.8 8.8 V 9
VB turn-off threshold VB(off) 6.3 7.3 8.3 V 9
LO turn-on delay Ton 220 320 nS 见图 7-1 9
LO turn-off delay Toff 200 300 nS 见图 7-1 9
LO rise time Tr 350 450 nS 见图 7-1 9
LO fall time Tf 140 240 nS 见图 7-1 9
HO turn-on delay Ton 220 320 nS 见图 7-2 10
HO turn-off delay Toff 200 300 nS 见图 7-2 10
HO rise time Tr 350 450 nS 见图 7-2 10
HO fall time Tf 140 240 nS 见图 7-2 10
Comparator input offset voltage VCOS 10 mV 10
Comparator input voltage range; upper limit printed as VCC VCICR 0.1 V 10
Output source current peak (IO+) IO+ 0.4 0.6 A Vo=0V,VIN=VIH, PW≤10uS 10
Output sink current peak (IO-) IO- 0.8 1 A Vo=12V,VIN=VIL, PW≤10uS 10

CAD (KiCad official)

  • Symbol: EG2129
  • Footprint: Package_SO:SSOP-24_5.3x8.2mm_P0.65mm
  • 3D model: SSOP-24 (KiCad packages3D, STEP)
  • 3D model files: eg2129-etched.step / eg2129-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); eg2129.step / eg2129.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: EG Micro datasheet (13 pp, sha256 019f93ad3c906d5c, retrieved 2026-10-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF