main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9d ago
viewers eg2124: viewers · Ray 9d ago
eg2124-etched.glb Publish 0.1.0 · Ray 9d ago
eg2124-etched.step eg2124: factory component page (tier=lcsc) · Ray 9d ago
eg2124-hero.glb eg2124: hero GLB from the etched model (keeps the MPN mark) · Ray 9d ago
eg2124-hero.overlay.json Publish 0.1.0 · Ray 9d ago
eg2124.glb Publish 0.1.0 · Ray 9d ago
eg2124.kicad_mod Publish 0.1.0 · Ray 9d ago
eg2124.kicad_sym Publish 0.1.0 · Ray 9d ago
eg2124.lbr Publish 0.1.0 · Ray 9d ago
eg2124.step Publish 0.1.0 · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Publish 0.1.0 · Ray 9d ago

EG2124

EG Micro · Gate Drivers · QFN-24-EP(4x4)

EG2124 from EG Micro, in a QFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 LIN1 input Low-side logic input for channel 1 that controls LO1 (datasheet lists this pin as active-low, which conflicts with the active-high truth table; logic high threshold is 2.5 V min, low threshold 1.0 V max, with an internal 240 kΩ pull-down).
2 LIN2 input Low-side logic input for channel 2 that controls LO2 (datasheet lists this pin as active-low, which conflicts with the active-high truth table; logic high threshold is 2.5 V min, low threshold 1.0 V max, with an internal 240 kΩ pull-down).
3 LIN3 input Low-side logic input for channel 3 that controls LO3 (datasheet lists this pin as active-low, which conflicts with the active-high truth table; logic high threshold is 2.5 V min, low threshold 1.0 V max, with an internal 240 kΩ pull-down).
4 VCC power_in Low-side and analog supply, operating 5 V to 20 V (absolute maximum -0.3 V to 25 V).
5 NC unconnected No connection (listed as NC in the QFN24 pin table).
6 GND power_in Analog ground reference for the device.
7 NC unconnected No connection (listed as NC in the QFN24 pin table).
8 NC unconnected No connection (listed as NC in the QFN24 pin table).
9 LO1 output Low-side gate drive output for power MOSFET channel 1, with absolute maximum range -0.3 V to VCC+0.3 V and an internal 70 kΩ pull-down.
10 LO2 output Low-side gate drive output for power MOSFET channel 2, with absolute maximum range -0.3 V to VCC+0.3 V and an internal 70 kΩ pull-down.
11 LO3 output Low-side gate drive output for power MOSFET channel 3, with absolute maximum range -0.3 V to VCC+0.3 V and an internal 70 kΩ pull-down.
12 VS1 power_in Floating high-side return for channel 1, with absolute maximum range VB-25 V to VB+0.3 V.
13 HO1 output High-side gate drive output for channel 1, with absolute maximum range VS-0.3 V to VB+0.3 V and an internal 70 kΩ pull-down.
14 VB1 power_in Floating high-side bootstrap supply for channel 1, with absolute maximum rating of 280 V.
15 VS2 power_in Floating high-side return for channel 2, with absolute maximum range VB-25 V to VB+0.3 V.
16 HO2 output High-side gate drive output for channel 2, with absolute maximum range VS-0.3 V to VB+0.3 V and an internal 70 kΩ pull-down.
17 VB2 power_in Floating high-side bootstrap supply for channel 2, with absolute maximum rating of 280 V.
18 VS3 power_in Floating high-side return for channel 3, with absolute maximum range VB-25 V to VB+0.3 V.
19 HO3 output High-side gate drive output for channel 3, with absolute maximum range VS-0.3 V to VB+0.3 V and an internal 70 kΩ pull-down.
20 VB3 power_in Floating high-side bootstrap supply for channel 3, with absolute maximum rating of 280 V.
21 NC unconnected No connection (listed as NC in the QFN24 pin table).
22 HIN1 input High-side logic input for channel 1 that controls HO1, active high; logic high threshold is 2.5 V min, low threshold 1.0 V max, with an internal 240 kΩ pull-down.
23 HIN2 input High-side logic input for channel 2 that controls HO2, active high; logic high threshold is 2.5 V min, low threshold 1.0 V max, with an internal 240 kΩ pull-down.
24 HIN3 input High-side logic input for channel 3 that controls HO3, active high; logic high threshold is 2.5 V min, low threshold 1.0 V max, with an internal 240 kΩ pull-down.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer EG Micro
Package QFN-24-EP(4x4)
Category Motor Driver ICs
Pins 25

CAD (KiCad official)

  • Symbol: EG2124
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.6x2.6mm
  • 3D model: QFN-24-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: eg2124-etched.step / eg2124-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); eg2124.step / eg2124.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: EG Micro datasheet (15 pp, sha256 aebf228e12198305, retrieved 2026-10-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF