component

EG1252E

Public Made by Adom

by adom

EG Micro AC-DC Controllers And Regulators, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)eg1252efactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 26d ago
viewers eg1252e: viewers · Ray 26d ago
eg1252e-etched.glb Publish 0.1.0 · Ray 26d ago
eg1252e-etched.step eg1252e: factory component page (tier=lcsc) · Ray 26d ago
eg1252e-hero.glb eg1252e: hero GLB from the etched model (keeps the MPN mark) · Ray 26d ago
eg1252e-hero.overlay.json Publish 0.1.0 · Ray 26d ago
eg1252e.glb Publish 0.1.0 · Ray 26d ago
eg1252e.kicad_mod Publish 0.1.0 · Ray 26d ago
eg1252e.kicad_sym Publish 0.1.0 · Ray 26d ago
eg1252e.lbr Publish 0.1.0 · Ray 26d ago
eg1252e.step Publish 0.1.0 · Ray 26d ago
package.json Publish 0.1.0 · Ray 26d ago
page.json Set visibility: public · Ray 26d ago
README.md Publish 0.1.0 · Ray 26d ago

EG1252E

EG Micro · AC-DC Controllers And Regulators · SOP-8

EG1252E from EG Micro, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FB input Feedback input whose voltage, together with the current-sense signal, determines the PWM duty cycle; low-voltage port absolute maximum is 6 V.
2 BO input Input voltage detection pin for input undervoltage protection, with a 1 V protection threshold and a 5 µA internal pull-down active below 1 V; low-voltage port absolute maximum is 6 V.
3 CS input Current-sense input that senses the voltage across the current-sense resistor for cycle-by-cycle current limiting (Vcs(max) 0.92 to 1.08 V, 80 ns leading-edge blanking); low-voltage port absolute maximum is 6 V.
4 RI passive Oscillator frequency-setting pin, where a resistor connected to GND sets the PWM frequency per Fosc(kHz) = 4300 / RI(kΩ); low-voltage port absolute maximum is 6 V.
5 GND power_in Chip ground.
6 OUT output Gate drive output for the external power MOSFET, rated from -0.3 V to VCC+0.3 V, with output voltage clamped to 18 V when VCC exceeds 20 V.
7 VCC power_in Supply pin with an absolute maximum of 32 V and an internal zener clamp of 37 V at 10 mA (clamp current maximum 10 mA).
8 SS passive Soft-start pin where an external capacitor is charged by an internal 10 µA source and discharged by the internal switch during undervoltage; low-voltage port absolute maximum is 6 V.

Key specifications

Parameter Value
Manufacturer EG Micro
Package SOP-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VCC supply voltage VCC -0.3 32 V - 8
VCC clamp current Iclamp 10 mA - 8
Low-voltage pins FB, CS, RI, SS, BO 6 V - 8
OUT output pin -0.3 V - 8
Ambient operating temperature TA -45 125 ℃ - 8
Storage temperature Tstr -65 150 ℃ - 8
Soldering temperature TL 300 ℃ T=10S 8
VCC start-up current Istart 18 30 uA 8
Operating current IVCC 2.3 3.5 mA VFB=3V,OUT=1nF 8
Current-limit threshold Vcs(max) 0.92 1 1.08 V 9
Normal oscillation frequency Fosx 92 100 108 KHz 9
Frequency shuffle range △F(shuffle)/FOSC -4 4 % 9
Maximum switch duty cycle Dmax 43 46 49 % 9
VCC turn-on threshold voltage UVLO_OFF 14 V 8
VCC turn-off threshold voltage UVLO_ON 9.5 V 8
VCC zener clamp voltage VCC_Clamp 37 V I= 10 mA 8
SS pin charge current I_SS 10 uA 8
Soft-start complete threshold V_SS 3.5 V 8
BO pin protection voltage VBO 1 V 8
BO internal pull-down current IBO 5 uA VBO<1V 8
FB open-circuit voltage Vfb_Open 4.5 V 8
FB short-circuit current Ifb_Short 0.8 mA FB 接地 8
PWM gain AVcs 2.8 V/V 8
Overload delay time Td_PL 150 ms 8
Leading-edge blanking time Tleb 80 ns 9
Overcurrent detection control delay Td_OCP 100 ns GATE=1nF 9
RI open-circuit voltage VRI_open 2 V 9
Gate low output voltage Vol 0.3 V Isink=-20mA 9
Gate high output voltage Voh 13 V Isource=20mA 9
Maximum output clamp voltage VO_clamp 17 V 9
Output rise time T_r 300 ns GATE=10nF 9
Output fall time T_f 200 ns GATE=10nF 9
Output source current IO+ 0.5 A Vo=0V, PW≤10uS 9
Output sink current IO- 0.8 A Vo=15V, PW≤10uS 9

CAD (KiCad official)

  • Symbol: EG1252E
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: eg1252e-etched.step / eg1252e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); eg1252e.step / eg1252e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: EG Micro datasheet (11 pp, sha256 8048eac31bb2b0b5, retrieved 2026-10-15, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF