main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers eg1164: viewers · Ray 13d ago
eg1164-etched.glb Publish 0.1.0 · Ray 13d ago
eg1164-etched.step eg1164: factory component page (tier=lcsc) · Ray 13d ago
eg1164-hero.glb eg1164: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
eg1164-hero.overlay.json Publish 0.1.0 · Ray 13d ago
eg1164.glb Publish 0.1.0 · Ray 13d ago
eg1164.kicad_mod Publish 0.1.0 · Ray 13d ago
eg1164.kicad_sym Publish 0.1.0 · Ray 13d ago
eg1164.lbr Publish 0.1.0 · Ray 13d ago
eg1164.step Publish 0.1.0 · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago

EG1164

EG Micro · DC-DC Converters · SOP-16

EG1164 from EG Micro, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 REF3.3V output 3.3V reference output (3.1V to 3.3V, typical 3.2V) that can source up to 50mA, and should be bypassed with a 0.1uF ceramic capacitor placed close to the pin.
2 EN input Enable pin with a 1.2V comparison threshold (1.15V to 1.25V); when it is below 1.2V the chip enters standby and turns off the 3.3V output, and its start and stop voltages are set by external resistors.
3 SD input High level disables the PWM output cycle by cycle (requires at least 3V), and low level allows PWM output.
4 SS input Soft-start pin where an external capacitor sets the soft-start time through the rate at which its voltage rises.
5 VSS power_in Analog signal ground of the chip.
6 CP input External timing capacitor that sets the PWM frequency as f = 18x10^6 / Cp (Cp in pF), so Cp = 270pF gives about 67kHz, with the chip's operating frequency range stated as 0 to 300kHz.
7 ERRO output Output of the voltage-loop error amplifier.
8 FB input Inverting input of the voltage-loop error amplifier, with a 1.2V reference (1.18V to 1.22V), where the output voltage is set by Vout = (1 + R1/R2) x 1.2V using the external divider.
9 SDLIN input Low-side MOSFET current comparator input, with a 180mV current-limit threshold relative to COM.
10 LO output Drives the low-side power MOSFET on and off, with output limits of -0.3V to VCC+0.3V, source current at least 1.2A and sink current at least 1.5A (pulse width up to 10us).
11 COM power_in Power ground of the chip, used as the return for the power MOSFET drive.
12 VCC power_in Chip supply pin with an operating range of 4V to 20V, with UVLO turn-on at 3.65V and turn-off at 3.6V.
13 SDHIN input High-side MOSFET current comparator input, with a 180mV current-limit threshold relative to VS.
14 VS power_in High-side floating ground, with an absolute range of VB-20V to VB+0.3V.
15 VB power_in High-side floating supply with an absolute maximum of 600V, and a minimum operating voltage of 4V.
16 HO output Drives the high-side power MOSFET on and off, with output limits of VS-0.3V to VB+0.3V, source current at least 1.2A and sink current at least 1.5A (pulse width up to 10us).

Key specifications

Parameter Value
Manufacturer EG Micro
Package SOP-16
Category Power Management (PMIC)
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
LO low-side output (absolute max, lower limit) LO -0.3 V 无另外说明,TA=25℃; max printed as VCC+0.3 V 8
VB high-side bootstrap supply (absolute max) VB -0.3 600 V - 8
SDLIN low-side comparator input (absolute max) SDLIN -0.3 5 V - 8
Low-voltage ports (absolute max) FB、ERRO、CP、SS、REF3.3V -0.3 5.5 V - 8
Control ports (absolute max) SD、EN -0.3 20 V - 8
VCC low-side supply (absolute max) VCC -0.3 20 V - 8
Ambient operating temperature (absolute max) TA -45 125 ℃ - 8
Storage temperature (absolute max) Tstr -65 150 ℃ - 8
Soldering temperature (absolute max) TL 300 ℃ T=10S 8
Oscillator frequency range Fosc 67 KHz CT=270pF 10
Oscillator voltage rejection (Δf/ΔVCC) Δf/ΔVCC -5 5 % CT=270pF 10
Oscillator temperature drift (Δf/ΔT) Δf/ΔT -8 8 % - 10
Error amplifier input bias current Ib 0.1 uA - 10
SD cycle-by-cycle PWM shutdown voltage SD 3 V - 10
High-side current comparator threshold (relative to VS) SDHIN 180 mV 相对 VS 电压 10
Low-side current comparator threshold (relative to COM) SDLIN 180 mV 相对 COM 电压 10

CAD (KiCad official)

  • Symbol: EG1164
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: eg1164-etched.step / eg1164-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); eg1164.step / eg1164.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: EG Micro datasheet (12 pp, sha256 e1dec87a5e3b4239, retrieved 2026-10-20, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF