component

EFM8LB12F64E-C-QFP32

Public Made by Adom

by adom

SILICON LABS Microcontroller Units (MCUs/MPUs/SOCs), TQFP-32(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentsingle chip microcomputer-microcontrollerefm8lb12f64e-c-qfp32factory-2.0.0extractor-text

Verified EFM8LB12F64E-C-QFP32

by Ray · last 2 Nov 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

2 Nov 2026RayPublished by the parts factory: tier lcsc, 32 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: EFM8LB12F64E-C-QFP32 · TQFP-32(7x7) · 32 pins
  • ✓copper: 32 copper pads, none touching another net
  • ✓datasheet: all 32 pin names found in the 77-page datasheet
  • ✓distributor: lcsc C3225525, digikey 336-5842-ND, mouser 634-LB12F64ECQFP32
  • ✓family: TQFP-32_7x7mm_P0.8mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-6225_6gv/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 32 pins = 32 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 32 pins agree
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ efm8lb12f64e-c-qfp32.kicad_sym✓ efm8lb12f64e-c-qfp32.kicad_mod✓ efm8lb12f64e-c-qfp32.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray
viewers efm8lb12f64e-c-qfp32: viewers · Ray
efm8lb12f64e-c-qfp32-etched.glb Publish 0.1.0 · Ray
efm8lb12f64e-c-qfp32-etched.step efm8lb12f64e-c-qfp32: factory component page (tier=lcsc) · Ray
efm8lb12f64e-c-qfp32-hero.glb efm8lb12f64e-c-qfp32: hero GLB from the etched model (keeps the MPN mark) · Ray
efm8lb12f64e-c-qfp32-hero.overlay.json Publish 0.1.0 · Ray
efm8lb12f64e-c-qfp32.glb Publish 0.1.0 · Ray
efm8lb12f64e-c-qfp32.kicad_mod Publish 0.1.0 · Ray
efm8lb12f64e-c-qfp32.kicad_sym Publish 0.1.0 · Ray
efm8lb12f64e-c-qfp32.lbr Publish 0.1.0 · Ray
efm8lb12f64e-c-qfp32.step Publish 0.1.0 · Ray
package.json Publish 0.1.0 · Ray
page.json Set visibility: public · Ray
README.md Publish 0.1.0 · Ray
verification.json Verified: Published by the parts factory: tier lcsc, 32 pins · Ray

EFM8LB12F64E-C-QFP32

SILICON LABS · Microcontroller Units (MCUs/MPUs/SOCs) · TQFP-32(7x7)

EFM8LB12F64E-C-QFP32 from SILICON LABS, in a TQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P0.0 bidirectional Multifunction I/O with crossbar capability that also serves as the VREF analog function, per Table 6.2.
2 GND power_in Ground reference for the device.
3 VIO power_in I/O supply power input that powers the external I/O pins, with a minimum VIO given in Recommended Operating Conditions.
4 VDD power_in Supply power input; all internal circuitry draws power from this pin, and operation is specified from 2.2 V up to 3.6 V.
5 RSTb / C2CK input Active-low reset input that is shared with the C2 debug clock.
6 P3.7 / C2D bidirectional Multifunction I/O that is shared with the C2 debug data signal.
7 P3.3 bidirectional Multifunction I/O with DAC3 analog output function.
8 P3.2 bidirectional Multifunction I/O with DAC2 analog output function.
9 P3.1 bidirectional Multifunction I/O with DAC1 analog output function.
10 P3.0 bidirectional Multifunction I/O with DAC0 analog output function.
11 P2.6 bidirectional Multifunction I/O with ADC0.19 input and comparator 1 inputs CMP1P.8 and CMP1N.8.
12 P2.5 bidirectional Multifunction I/O with CLU3OUT digital output and ADC0.18 analog input.
13 P2.4 bidirectional Multifunction I/O with ADC0.17 analog input and comparator 1 inputs CMP1P.6 and CMP1N.6.
14 P2.3 bidirectional Multifunction I/O with crossbar capability and ADC0.16 analog input.
15 P2.2 bidirectional Multifunction I/O with crossbar capability and ADC0.15 analog input.
16 P2.1 bidirectional Multifunction I/O with crossbar capability that also carries the I2C0_SCL function and ADC0.14 analog input.
17 P2.0 bidirectional Multifunction I/O with crossbar capability that also carries the I2C0_SDA function.
18 P1.7 bidirectional Multifunction I/O with crossbar capability and ADC0.13 analog input.
19 P1.6 bidirectional Multifunction I/O with crossbar capability and ADC0.12 analog input.
20 P1.5 bidirectional Multifunction I/O with crossbar capability and ADC0.11 analog input.
21 P1.4 bidirectional Multifunction I/O with crossbar capability and ADC0.10 analog input.
22 P1.3 bidirectional Multifunction I/O with crossbar capability and ADC0.9 analog input.
23 P1.2 bidirectional Multifunction I/O with crossbar capability, ADC0.8 analog input, and comparator 0 inputs CMP0P.8 and CMP0N.8.
24 P1.1 bidirectional Multifunction I/O with crossbar capability, ADC0.7 analog input, and comparator 0 inputs CMP0P.7 and CMP0N.7.
25 P1.0 bidirectional Multifunction I/O with crossbar capability, CLU1OUT digital output, and ADC0.6 analog input.
26 P0.7 bidirectional Multifunction I/O with crossbar capability, external interrupts INT0.7 and INT1.7, and ADC0.5 analog input.
27 P0.6 bidirectional Multifunction I/O with crossbar capability, CNVSTR ADC conversion start function, and ADC0.4 analog input.
28 P0.5 bidirectional Multifunction I/O with crossbar capability that also carries the UART0_RX function and ADC0.3 analog input.
29 P0.4 bidirectional Multifunction I/O with crossbar capability that also carries the UART0_TX function and ADC0.2 analog input.
30 P0.3 bidirectional Multifunction I/O with crossbar capability that also carries the EXTCLK external clock input and EXTOSC function.
31 P0.2 bidirectional Multifunction I/O with crossbar capability, CLU0OUT digital output, and ADC0.1 analog input.
32 P0.1 bidirectional Multifunction I/O with crossbar capability and ADC0.0 analog input.

Key specifications

Parameter Value
Manufacturer SILICON LABS
Package TQFP-32(7x7)
Category Single Chip Microcomputer/Microcontroller
Pins 32

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating Supply Voltage on VDD VDD 2.2 3.6 V 18
Operating Supply Voltage on VIO VIO 2.2 V max printed as VDD 18
System Clock Frequency fSYSCLK 0 73.5 MHz 18
Operating Ambient Temperature TA -40 105 °C 18
Digital Core Supply Current Normal Mode IDD 12.9 15 mA Normal Mode; FSYSCLK = 72 MHz (HFOSC1) 19
Digital Core Supply Current Normal Mode IDD 4.2 5 mA Normal Mode; FSYSCLK = 24.5 MHz (HFOSC0) 19
Digital Core Supply Current Normal Mode IDD 625 1050 μA Normal Mode; FSYSCLK = 1.53 MHz (HFOSC0) 19
Digital Core Supply Current Normal Mode IDD 155 575 μA Normal Mode; FSYSCLK = 80 kHz 19
Digital Core Supply Current Idle Mode IDD 9.6 11.1 mA Idle Mode; FSYSCLK = 72 MHz (HFOSC1) 19
Digital Core Supply Current Idle Mode IDD 3.14 3.8 mA Idle Mode; FSYSCLK = 24.5 MHz (HFOSC0) 19
Digital Core Supply Current Idle Mode IDD 520 950 μA Idle Mode; FSYSCLK = 1.53 MHz (HFOSC0) 19
Digital Core Supply Current Idle Mode IDD 135 550 μA Idle Mode; FSYSCLK = 80 kHz 19
Digital Core Supply Current Suspend Mode IDD 125 545 μA Suspend Mode; LFO Running 19
Digital Core Supply Current Suspend Mode IDD 120 535 μA Suspend Mode; LFO Stopped 19
Digital Core Supply Current Snooze Mode IDD 23 430 μA Snooze Mode; LFO Running 19
Digital Core Supply Current Snooze Mode IDD 19 425 μA Snooze Mode; LFO Stopped 19
Digital Core Supply Current Stop Mode IDD 120 535 μA Stop Mode; Internal LDO On, Supply monitor off 19
Digital Core Supply Current Shutdown Mode IDD 0.2 2.1 μA Shutdown Mode; Internal LDO Off, Supply monitor off 19
Throughput Rate High Speed Mode 14-bit fS 900 ksps 14 Bit Mode 24
Throughput Rate High Speed Mode 12-bit fS 1 Msps 12 Bit Mode 24
Throughput Rate High Speed Mode 10-bit fS 1.125 Msps 10 Bit Mode 24
Throughput Rate Low Power Mode 14-bit fS 320 ksps 14 Bit Mode 24
Tracking Time High Speed Mode tTRK 217.81 ns High Speed Mode 24
Tracking Time Low Power Mode tTRK 450 ns Low Power Mode 24
Power-On Time tPWR 1.2 μs 24
SAR Clock Frequency High Speed Mode fSAR 18.36 MHz High Speed Mode 24
Integral Nonlinearity 14 Bit Mode INL -3.54 8.54 LSB 14 Bit Mode 25
Integral Nonlinearity 12 Bit Mode INL -1.9 1.9 LSB 12 Bit Mode 25
Integral Nonlinearity 10 Bit Mode INL -0.6 0.6 LSB 10 Bit Mode 25
Differential Nonlinearity 14 Bit Mode DNL -14 2.54 LSB 14 Bit Mode; Guaranteed Monotonic 25
Offset Error 12 Bit Mode EOFF -2 0 2 LSB 12 Bit Mode 25
Offset Error 10 Bit Mode EOFF -1 0 1 LSB 10 Bit Mode 25
Slope Error 14 Bit Mode EM -154 154 LSB 14 Bit Mode 25
Slope Error 12 Bit Mode EM -2.6 2.6 LSB 12 Bit Mode 25
Slope Error 10 Bit Mode EM -1.1 1.1 LSB 10 Bit Mode 25
Internal Fast Settling Reference Output Voltage VREFFS 1.62 1.65 1.68 V Full Temperature and Supply Range 27
Temperature Coefficient TCREFFS 50 ppm/°C 27
Turn-on Time Internal Fast Settling Reference tREFFS 1.5 μs 27
Power Supply Rejection Internal Fast Settling Reference PSRRREFFS 400 ppm/V 27
Valid Supply Range VDD 1.2 V Output VDD 2.2 3.6 V 1.2 V Output 27
Valid Supply Range VDD 2.4 V Output VDD 2.7 3.6 V 2.4 V Output 27
Output Voltage VREFP VREFP 1.195 1.2 1.205 V 1.2 V Output, VDD = 3.3 V, T = 25 °C 27
Output Voltage VREFP VREFP 1.18 1.2 1.22 V 1.2 V Output 27
Output Voltage VREFP VREFP 2.39 2.4 2.41 V 2.4 V Output, VDD = 3.3 V, T = 25 °C 27
Output Voltage VREFP VREFP 2.36 2.4 2.44 V 2.4 V Output 27
Turn-on Time settling to 0.5 LSB tVREFP 3 ms 4.7 µF tantalum + 0.1 µF ceramic bypass on VREF pin 27
Turn-on Time settling to 0.5 LSB tVREFP 100 µs 0.1 µF ceramic bypass on VREF pin 27
Load Regulation LRVREFP 8 µV/µA VREF = 2.4 V, Load = 0 to 200 µA to GND 27
Load Regulation LRVREFP 5 µV/µA VREF = 1.2 V, Load = 0 to 200 µA to GND 27
Load Capacitor CVREFP 0.1 µF Load = 0 to 200 µA to GND 27
Temp Sensor Error Using Typical Slope and Factory-Calibrated Offset ETOT -2.6 1.8 °C T = 0 °C to 70 °C 28
Temp Sensor Error Using Typical Slope and Factory-Calibrated Offset ETOT -2.9 2.7 °C T = -20 °C to 85 °C 28
Temp Sensor Error Using Typical Slope and Factory-Calibrated Offset ETOT -3.2 4.2 °C T = -40 °C to 105 °C 28
Output Voltage 1.8V Internal LDO VOUT_1.8V 1.79 1.84 1.88 V 28
Thermal Resistance Junction to Ambient QFP32 θJA 80 °C/W QFP32 Packages 35
Thermal Resistance Junction to Case QFP32 θJC 24.3 °C/W QFP32 Packages 35
Ambient Temperature Under Bias TBIAS -55 125 °C 36
Storage Temperature TSTG -65 150 °C 36
Voltage on VDD VDD 4.2 V min printed as GND-0.3 36
Voltage on I/O pins or RSTb VIO>3.3 V VIN 5.8 V VIO > 3.3 V; min printed as GND-0.3 36
Total Current Sunk into Supply Pin IVDD 400 mA 36
Total Current Sourced out of Ground Pin IGND 400 mA 36
Current Sourced or Sunk by any I/O Pin or RSTb IIO -100 100 mA 36
Operating Junction Temperature TJ -40 130 °C TA = -40 °C to 105 °C 36

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing PC 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components. 60

CAD (KiCad official)

  • Symbol: EFM8LB12F64E-C-QFP32
  • Footprint: Package_QFP:TQFP-32_7x7mm_P0.8mm
  • 3D model: TQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: efm8lb12f64e-c-qfp32-etched.step / efm8lb12f64e-c-qfp32-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); efm8lb12f64e-c-qfp32.step / efm8lb12f64e-c-qfp32.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: SILICON LABS datasheet (77 pp, sha256 4bb882f3cda45564, retrieved 2026-11-02, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF