EDA Bridge Standard: one way for an AI to drive every PCB tool - reference/altium-0.2.87.json

by adom

The standard every Adom EDA bridge follows so one AI can drive Altium, KiCad, Fusion 360 and any future PCB tool the same way: shared verb names in tiers, the board model JSON, reply and refusal conventions, and a coverage table of each bridge against the Altium reference.

Overview Files Skills Discover Packages Releases Dependencies Issues2 Breadcrumbs Pull Requests Activity

main

History Download

Colby Knox altium-lane: reference/altium-0.2.87.json (schematic_review reads the drawing) d6fa39f 11d ago

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 4140 4141 4142 4143 4144 4145 4146 4147 4148 4149 4150 4151 4152 4153 4154 4155 4156 4157 4158 4159 4160 4161 4162 4163 4164 4165 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4453 4454 4455 4456 4457 4458 4459 4460 4461 4462 4463 4464 4465 4466 4467 4468 4469 4470 4471 4472 4473 4474 4475 4476 4477 4478 4479 4480 4481 4482 4483 4484 4485 4486 4487 4488 4489 4490 4491 4492 4493 4494 4495 4496 4497 4498 4499 4500 4501 4502 4503 4504 4505 4506 4507 4508 4509 4510 4511 4512 4513 4514 4515 4516 4517 4518 4519 4520 4521 4522 4523 4524 4525 4526 4527 4528 4529 4530 4531 4532 4533 4534 4535 4536 4537 4538 4539 4540 4541 4542 4543 4544 4545 4546 4547 4548 4549 4550 4551 4552 4553 4554 4555 4556 4557 4558 4559 4560 4561 4562 4563 4564 4565 4566 4567 4568 4569 4570 4571 4572 4573 4574 4575 4576 4577 4578 4579 4580 4581 4582 4583 4584 4585 4586 4587 4588 4589 4590 4591 4592 4593 4594 4595 4596 4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4607 4608 4609 4610 4611 4612 4613 4614 4615 4616 4617 4618 4619 4620 4621 4622 4623 4624 4625 4626 4627 4628 4629 4630 4631 4632 4633 4634 4635 4636 4637 4638 4639 4640 4641 4642 4643 4644 4645 4646 4647 4648 4649 4650 4651 4652 4653 4654 4655 4656 4657 4658 4659 4660 4661 4662 4663 4664 4665 4666 4667 4668 4669 4670 4671 4672 4673 4674 4675 4676 4677 4678 4679 4680 4681 4682 4683 4684 4685 4686 4687 4688 4689 4690 4691 4692 4693 4694 4695 4696 4697 4698 4699 4700 4701 4702 4703 4704 4705 4706 4707 4708 4709 4710 4711 4712 4713 4714 4715 4716 4717 4718 4719 4720 4721 4722 4723 4724 4725 4726 4727 4728 4729 4730 4731 4732 4733 4734 4735 4736 4737 4738 4739 4740 4741 4742 4743 4744 4745 4746 4747 4748 4749 4750 4751 4752 4753 4754 4755 4756 4757 4758 4759 4760 4761 4762 4763 4764 4765 4766 4767 4768 4769 4770 4771 4772 4773 4774 4775 4776 4777 4778 4779 4780 4781 4782 4783 4784 4785 4786 4787 4788 4789 4790 4791 4792 4793 4794 4795 4796 4797 4798 4799 4800 4801 4802 4803 4804 4805 4806 4807 4808 4809 4810 4811 4812 4813 4814 4815 4816 4817 4818 4819 4820 4821 4822 4823 4824 4825 4826 4827 4828 4829 4830 4831 4832 4833 4834 4835 4836 4837 4838 4839 4840 4841 4842 4843 4844 4845 4846 4847 4848 4849 4850 4851 4852 4853 4854 4855 4856 4857 4858 4859 4860 4861 4862 4863 4864 4865 4866 4867 4868 4869 4870 4871 4872 4873 4874 4875 4876 4877 4878 4879 4880 4881 4882 4883 4884 4885 4886 4887 4888 4889 4890 4891 4892 4893 4894 4895 4896 4897 4898 4899 4900 4901 4902 4903 4904 4905 4906 4907 4908 4909 4910 4911 4912 4913 4914 4915 4916 4917 4918 4919 4920 4921 4922 4923 4924 4925 4926 4927 4928 4929 4930 4931 4932 4933 4934 4935 4936 4937 4938 4939 4940 4941 4942 4943 4944 4945 4946 4947 4948 4949 4950 4951 4952 4953 4954 4955 4956 4957 4958 4959 4960 4961 4962 4963 4964 4965 4966 4967 4968 4969 4970 4971 4972 4973 4974 4975 4976 4977 4978 4979 4980 4981 4982 4983 4984 4985 4986 4987 4988 4989 4990 4991 4992 4993 4994 4995 4996 4997 4998 4999 5000 5001 5002 5003 5004 5005 5006 5007 5008 5009 5010 5011 5012 5013 5014 5015 5016 5017 5018 5019 5020 5021 5022 5023 5024 5025 5026 5027 5028 5029 5030 5031 5032 5033 5034 5035 5036 5037 5038 5039 5040 5041 5042 5043 5044 5045 5046 5047 5048 5049 5050 5051 5052 5053 5054 5055 5056 5057 5058 5059 5060 5061 5062 5063 5064 5065 5066 5067 5068 5069 5070 5071 5072 5073 5074 5075 5076 5077 5078 5079 5080 5081 5082 5083 5084 5085 5086 5087 5088 5089 5090 5091 5092 5093 5094 5095 5096 5097 5098 5099 5100 5101 5102 5103 5104 5105 5106 5107 5108 5109 5110 5111 5112 5113 5114 5115 5116 5117 5118 5119 5120 5121 5122 5123 5124 5125 5126 5127 5128 5129 5130 5131 5132 5133 5134 5135 5136 5137 5138 5139 5140 5141 5142 5143 5144 5145 5146 5147 5148 5149 5150 5151 5152 5153 5154 5155 5156 5157 5158 5159 5160 5161 5162 5163 5164 5165 5166 5167 5168 5169 5170 5171 5172 5173 5174 5175 5176 5177 5178 5179 5180 5181 5182 5183 5184 5185 5186 5187 5188 5189 5190 5191 5192 5193 5194 5195 5196 5197 5198 5199 5200 5201 5202 5203 5204 5205 5206 5207 5208 5209 5210 5211 5212 5213 5214 5215 5216 5217 5218 5219 5220 5221 5222 5223 5224 5225 5226 5227 5228 5229 5230 5231 5232 5233 5234 5235 5236 5237 5238 5239 5240 5241 5242 5243 5244 5245 5246 5247 5248 5249 5250 5251 5252 5253 5254 5255 5256 5257 5258 5259 5260 5261 5262 5263 5264 5265 5266 5267 5268 5269 5270 5271 5272 5273 5274 5275 5276 5277 5278 5279 5280 5281 5282 5283 5284 5285 5286 5287 5288 5289 5290 5291 5292 5293 5294 5295 5296 5297 5298 5299 5300 5301 5302 5303 5304 5305 5306 5307 5308 5309 5310 5311 5312 5313 5314 5315 5316 5317 5318 5319 5320 5321 5322 5323 5324 5325 5326 5327 5328 5329 5330 5331 5332 5333 5334 5335 5336 5337 5338 5339 5340 5341 5342 5343 5344 5345 5346 5347 5348 5349 5350 5351 5352 5353 5354 5355 5356 5357 5358 5359 5360 5361 5362 5363 5364 5365 5366 5367 5368 5369 5370 5371 5372 5373 5374 5375 5376 5377 5378 5379 5380 5381 5382 5383 5384 5385 5386 5387 5388 5389 5390 5391 5392 5393 5394 5395 5396 5397 5398 5399 5400 5401 5402 5403 5404 5405 5406 5407 5408 5409 5410 5411 5412 5413 5414 5415 5416 5417 5418 5419 5420 5421 5422 5423 5424 5425 5426 5427 5428 5429 5430 5431 5432 5433 5434 5435 5436 5437 5438 5439 5440 5441 5442 5443 5444 5445 5446 5447 5448 5449 5450 5451 5452 5453 5454 5455 5456 5457 5458 5459 5460 5461 5462 5463 5464 5465 5466 5467 5468 5469 5470 5471 5472 5473 5474 5475 5476 5477 5478 5479 5480 5481 5482 5483 5484 5485 5486 5487 5488 5489 5490 5491 5492 5493 5494 5495 5496 5497 5498 5499 5500 5501 5502 5503 5504 5505 5506 5507 5508 5509 5510 5511 5512 5513 5514 5515 5516 5517 5518 5519 5520 5521 5522 5523 5524 5525 5526 5527 5528 5529 5530 5531 5532 5533 5534 5535 5536 5537 5538 5539 5540 5541 5542 5543 5544 5545 5546 5547 5548 5549 5550 5551 5552 5553 5554 5555 5556 5557 5558 5559 5560 5561 5562 5563 5564 5565 5566 5567 5568 5569 5570 5571 5572 5573 5574 5575 5576 5577 5578 5579 5580 5581 5582 5583 5584 5585 5586 5587 5588 5589 5590 5591 5592 5593 5594 5595 5596 5597 5598 5599 5600 5601 5602 5603 5604 5605 5606 5607 5608 5609 5610 5611 5612 5613 5614 5615 5616 5617 5618 5619 5620 5621 5622 5623 5624 5625 5626 5627 5628 5629 5630 5631 5632 5633 5634 5635 5636 5637 5638 5639 5640 5641 5642 5643 5644 5645 5646 5647 5648 5649 5650 5651 5652 5653 5654 5655 5656 5657 5658 5659 5660 5661 5662 5663 5664 5665 5666 5667 5668 5669 5670 5671 5672 5673 5674 5675 5676 5677 5678 5679 5680 5681 5682 5683 5684 5685 5686 5687 5688 5689 5690 5691 5692 5693 5694 5695 5696 5697 5698 5699 5700 5701 5702 5703 5704 5705 5706 5707 5708 5709 5710 5711 5712 5713 5714 5715 5716 5717 5718 5719 5720 5721 5722 5723 5724 5725 5726 5727 5728 5729 5730 5731 5732 5733 5734 5735 5736 5737 5738 5739 5740 5741 5742 5743 5744 5745 5746 5747 5748 5749 5750 5751 5752 5753 5754 5755 5756 5757 5758 5759 5760 5761 5762 5763 5764 5765 5766 5767 5768 5769 5770 5771 5772 5773 5774 5775 5776 5777 5778 5779 5780 5781 5782 5783 5784 5785 5786 5787 5788 5789 5790 5791 5792 5793 5794 5795 5796 5797 5798 5799 5800 5801 5802 5803 5804 5805 5806 5807 5808 5809 5810 5811 5812 5813 5814 5815 5816 5817 5818 5819 5820 5821 5822 5823 5824 5825 5826 5827 5828 5829 5830 5831 5832 5833 5834 5835 5836 5837 5838 5839 5840 5841 5842 5843 5844 5845 5846 5847 5848 5849 5850 5851 5852 5853 5854 5855 5856 5857 5858 5859 5860 5861 5862 5863 5864 5865 5866 5867 5868 5869 5870 5871 5872 5873 5874 5875 5876 5877 5878 5879 5880 5881 5882 5883 5884 5885 5886 5887 5888 5889 5890 5891 5892 5893 5894 5895 5896 5897 5898 5899 5900 5901 5902 5903 5904 5905 5906 5907 5908 5909 5910 5911 5912 5913 5914 5915 5916 5917 5918 5919 5920 5921 5922 5923 5924 5925 5926 5927 5928 5929 5930 5931 5932 5933 5934 5935 5936 5937 5938 5939 5940 5941 5942 5943 5944 5945 5946 5947 5948 5949 5950 5951 5952 5953 5954 5955 5956 5957 5958 5959 5960 5961 5962 5963 5964 5965 5966 5967 5968 5969 5970 5971 5972 5973 5974 5975 5976 5977 5978 5979 5980 5981 5982 5983 5984 5985 5986 5987 5988 5989 5990 5991 5992 5993 5994 5995 5996 5997 5998 5999 6000 6001 6002 6003 6004 6005 6006 6007 6008 6009 6010 6011 6012 6013 6014 6015 6016 6017 6018 6019 6020 6021 6022 6023 6024 6025 6026 6027 6028 6029 6030 6031 6032 6033 6034 6035 6036 6037 6038 6039 6040 6041 6042 6043 6044 6045 6046 6047 6048 6049 6050 6051 6052 6053 6054 6055 6056 6057 6058 6059 6060 6061 6062 6063 6064 6065 6066 6067 6068 6069 6070 6071 6072 6073 6074 6075 6076 6077 6078 6079 6080 6081 6082 6083 6084 6085 6086 6087 6088 6089 6090 6091 6092 6093 6094 6095 6096 6097 6098 6099 6100 6101 6102 6103 6104 6105 6106 6107 6108 6109 6110 6111 6112 6113 6114 6115 6116 6117 6118 6119 6120 6121 6122 6123 6124 6125 6126 6127 6128 6129 6130 6131 6132 6133 6134 6135 6136 6137 6138 6139 6140 6141 6142 6143 6144 6145 6146 6147 6148 6149 6150 6151 6152 6153 6154 6155 6156 6157 6158 6159 6160 6161 6162 6163 6164 6165 6166 6167 6168 6169 6170 6171 6172 6173 6174 6175 6176 6177 6178 6179 6180 6181 6182 6183 6184 6185 6186 6187 6188 6189 6190 6191 6192 6193 6194 6195 6196 6197 6198 6199 6200 6201 6202 6203 6204 6205 6206 6207 6208 6209 6210 6211 6212 6213 6214 6215 6216 6217 6218 6219 6220 6221 6222 6223 6224 6225 6226 6227 6228 6229 6230 6231 6232 6233 6234 6235 6236 6237 6238 6239 6240 6241 6242 6243 6244 6245 6246 6247 6248 6249 6250 6251 6252 6253 6254 6255 6256 6257 6258 6259 6260 6261 6262 6263 6264 6265 6266 6267 6268 6269 6270 6271 6272 6273 6274 6275 6276 6277 6278 6279 6280 6281 6282 6283 6284 6285 6286 6287 6288 6289 6290 6291 6292 6293 6294 6295 6296 6297 6298 6299 6300 6301 6302 6303 6304 6305 6306 6307 6308 6309 6310 6311 6312 6313 6314 6315 6316 6317 6318 6319 6320 6321 6322 6323 6324 6325 6326 6327 6328 6329 6330 6331 6332 6333 6334 6335 6336 6337 6338 6339 6340 6341 6342 6343 6344 6345 6346 6347 6348 6349 6350 6351 6352 6353 6354 6355 6356 6357 6358 6359 6360 6361 6362 6363 6364 6365 6366 6367 6368 6369 6370 6371 6372 6373 6374 6375 6376 6377 6378 6379 6380 6381 6382 6383 6384 6385 6386 6387 6388 6389 6390 6391 6392 6393 6394 6395 6396 6397 6398 6399 6400 6401 6402 6403 6404 6405 6406 6407 6408 6409 6410 6411 6412 6413 6414 6415 6416 6417 6418 6419 6420 6421 6422 6423 6424 6425 6426 6427 6428 6429 6430 6431 6432 6433 6434 6435 6436 6437 6438 6439 6440 6441 6442 6443 6444 6445 6446 6447 6448 6449 6450 6451 6452 6453 6454 6455 6456 6457 6458 6459 6460 6461 6462 6463 6464 6465 6466 6467 6468 6469 6470 6471 6472 6473 6474 6475 6476 6477 6478 6479 6480 6481 6482 6483 6484 6485 6486 6487 6488 6489 6490 6491 6492 6493 6494 6495 6496 6497 6498 6499 6500 6501 6502 6503 6504 6505 6506 6507 6508 6509 6510 6511 6512 6513 6514 6515 6516 6517 6518 6519 6520 6521 6522 6523 6524 6525 6526 6527 6528 6529 6530 6531 6532 6533 6534 6535 6536 6537 6538 6539 6540 6541 6542 6543 6544 6545 6546 6547 6548 6549 6550 6551 6552 6553 6554 6555 6556 6557 6558 6559 6560 6561 6562 6563 6564 6565 6566 6567 6568 6569 6570 6571 6572 6573 6574 6575 6576 6577 6578 6579 6580 6581 6582 6583 6584 6585 6586 6587 6588 6589 6590 6591 6592 6593 6594 6595 6596 6597 6598 6599 6600 6601 6602 6603 6604 6605 6606 6607 6608 6609 6610 6611 6612 6613 6614 6615 6616 6617 6618 6619 6620 6621 6622 6623 6624 6625 6626 6627 6628 6629 6630 6631 6632 6633 6634 6635 6636 6637 6638 6639 6640 6641 6642 6643 6644 6645 6646 6647 6648 6649 6650 6651 6652 6653 6654 6655 6656 6657 6658 6659 6660 6661 6662 6663 6664 6665 6666 6667 6668 6669 6670 6671 6672 6673 6674 6675 6676 6677 6678 6679 6680 6681 6682 6683 6684 6685 6686 6687 6688 6689 6690 6691 6692 6693 6694 6695 6696 6697 6698 6699 6700 6701 6702 6703 6704 6705 6706 6707 6708 6709 6710 6711 6712 6713 6714 6715 6716 6717 6718 6719 6720 6721 6722 6723 6724 6725 6726 6727 6728 6729 6730 6731 6732 6733 6734 6735 6736 6737 6738 6739 6740 6741 6742 6743 6744 6745 6746 6747 6748 6749 6750 6751 6752 6753 6754 6755 6756 6757 6758 6759 6760 6761 6762 6763 6764 6765 6766 6767 6768 6769 6770 6771 6772 6773 6774 6775 6776 6777 6778 6779 6780 6781 6782 6783 6784 6785 6786 6787 6788 6789 6790 6791 6792 6793 6794 6795 6796 6797 6798 6799 6800 6801 6802 6803 6804 6805 6806 6807 6808 6809 6810 6811 6812 6813 6814 6815 6816 6817 6818 6819 6820 6821 6822 6823 6824 6825 6826 6827 6828 6829 6830 6831 6832 6833 6834 6835 6836 6837 6838 6839 6840 6841 6842 6843 6844 6845 6846 6847 6848 6849 6850 6851 6852 6853 6854 6855 6856 6857 6858 6859 6860 6861 6862 6863 6864 6865 6866 6867 6868 6869 6870 6871 6872 6873 6874 6875 6876 6877 6878 6879 6880 6881 6882 6883 6884 6885 6886 6887 6888 6889 6890 6891 6892 6893 6894 6895 6896 6897 6898 6899 6900 6901 6902 6903 6904 6905 6906 6907 6908 6909 6910 6911 6912 6913 6914 6915 6916 6917 6918 6919 6920 6921 6922 6923 6924 6925 6926 6927 6928 6929 6930 6931 6932 6933 6934 6935 6936 6937 6938 6939 6940 6941 6942 6943 6944 6945 6946 6947 6948 6949 6950 6951 6952 6953 6954 6955 6956 6957 6958 6959 6960 6961 6962 6963 6964 6965 6966 6967 6968 6969 6970 6971 6972 6973 6974 6975 6976 6977 6978 6979 6980 6981 6982 6983 6984 6985 6986 6987 6988 6989 6990 6991 6992 6993 6994 6995 6996 6997 6998 6999 7000 7001 7002 7003 7004 7005 7006 7007 7008 7009 7010 7011 7012 7013 7014 7015 7016 7017 7018 7019 7020 7021 7022 7023 7024 7025 7026 7027 7028 7029 7030 7031 7032 7033 7034 7035 7036 7037 7038 7039 7040 7041 7042 7043 7044 7045 7046 7047 7048 7049 7050 7051 7052 7053 7054 7055 7056 7057 7058 7059 7060 7061 7062 7063 7064 7065 7066 7067 7068 7069 7070 7071 7072 7073 7074 7075 7076 7077 7078 7079 7080 7081 7082 7083 7084 7085 7086 7087 7088 7089 7090 7091 7092 7093 7094 7095 7096 7097 7098 7099 7100 7101 7102 7103 7104 7105 7106 7107 7108 7109 7110 7111 7112 7113 7114 7115 7116 7117 7118 7119 7120 7121 7122 7123 7124 7125 7126 7127 7128 7129 7130 7131 7132 7133 7134 7135 7136 7137 7138 7139 7140 7141 7142 7143 7144 7145 7146 7147 7148 7149 7150 7151 7152 7153 7154 7155 7156 7157 7158 7159 7160 7161 7162 7163 7164 7165 7166 7167 7168 7169 7170 7171 7172 7173 7174 7175 7176 7177 7178 7179 7180 7181 7182 7183 7184 7185 7186 7187 7188 7189 7190 7191 7192 7193 7194 7195 7196 7197 7198 7199 7200 7201 7202 7203 7204 7205 7206 7207 7208 7209 7210 7211 7212 7213 7214 7215 7216 7217 7218 7219 7220 7221 7222 7223 7224 7225 7226 7227 7228 7229 7230 7231 7232 7233 7234 7235 7236 7237 7238 7239 7240 7241 7242 7243 7244 7245 7246 7247 7248 7249 7250 7251 7252 7253 7254 7255 7256 7257 7258 7259 7260 7261 7262 7263 7264 7265 7266 7267 7268 7269 7270 7271 7272 7273 7274 7275 7276 7277 7278 7279 7280 7281 7282 7283 7284 7285 7286 7287 7288 7289 7290 7291 7292 7293 7294 7295 7296 7297 7298 7299 7300 7301 7302 7303 7304 7305 7306 7307 7308 7309 7310 7311 7312 7313 7314 7315 7316 7317 7318 7319 7320 7321 7322 7323 7324 7325 7326 7327 7328 7329 7330 7331 7332 7333 7334 7335 7336 7337 7338 7339 7340 7341 7342 7343 7344 7345 7346 7347 7348 7349 7350 7351 7352 7353 7354 7355 7356 7357 7358 7359 7360 7361 7362 7363 7364 7365 7366 7367 7368 7369 7370 7371 7372 7373 7374 7375 7376 7377 7378 7379 7380 7381 7382 7383 7384 7385 7386 7387 7388 7389 7390 7391 7392 7393 7394 7395 7396 7397 7398 7399 7400 7401 7402 7403 7404 7405 7406 7407 7408 7409 7410 7411 7412 7413 7414 7415 7416 7417 7418 7419 7420 7421 7422 7423 7424 7425 7426 7427 7428 7429 7430 7431 7432 7433 7434 7435 7436 7437 7438 7439 7440 7441 7442 7443 7444 7445 7446 7447 7448 7449 7450 7451 7452 7453 7454 7455 7456 7457 7458 7459 7460 7461 7462 7463 7464 7465 7466 7467 7468 7469 7470 7471 7472 7473 7474 7475 7476 7477 7478 7479 7480 7481 7482 7483 7484 7485 7486 7487 7488 7489 7490 7491 7492 7493 7494 7495 7496 7497 7498 7499 7500 7501 7502 7503 7504 7505 7506 7507 7508 7509 7510 7511 7512 7513 7514 7515 7516 7517 7518 7519 7520 7521 7522 7523 7524 7525 7526 7527 7528 7529 7530 7531 7532 7533 7534 7535 7536 7537 7538 7539 7540 7541 7542 7543 7544 7545 7546 7547 7548 7549 7550 7551 7552 7553 7554 7555 7556 7557 7558 7559 7560 7561 7562 7563 7564 7565 7566 7567 7568 7569 7570 7571 7572 7573 7574 7575 7576 7577 7578 7579 7580 7581 7582 7583 7584 7585 7586 7587 7588 7589 7590 7591 7592 7593 7594 7595 7596 7597 7598 7599 7600 7601 7602 7603 7604 7605 7606 7607 7608 7609 7610 7611 7612 7613 7614 7615 7616 7617 7618 7619 7620 7621 7622 7623 7624 7625 7626 7627 7628 7629 7630 7631 7632 7633 7634 7635 7636 7637 7638 7639 7640 7641 7642 7643 7644 7645 7646 7647 7648 7649 7650 7651 7652 7653 7654 7655 7656 7657 7658 7659 7660 7661 7662 7663 7664 7665 7666 7667 7668 7669 7670 7671 7672 7673 7674 7675 7676 7677 7678 7679 7680 7681 7682 7683 7684 7685 7686 7687 7688 7689 7690 7691 7692 7693 7694 7695 7696 7697 7698 7699 7700 7701 7702 7703 7704 7705 7706 7707 7708 7709 7710 7711 7712 7713 7714 7715 7716 7717 7718 7719 7720 7721 7722 7723 7724 7725 7726 7727 7728 7729 7730 7731 7732 7733 7734 7735 7736 7737 7738 7739 7740 7741 7742 7743 7744 7745 7746 7747 7748 7749 7750 7751 7752 7753 7754 7755 7756 7757 7758 7759 7760 7761 7762 7763 7764 7765 7766 7767 7768 7769 7770 7771 7772 7773 7774 7775 7776 7777 7778 7779 7780 7781 7782 7783 7784 7785 7786 7787 7788 7789 7790 7791 7792 7793 7794 7795 7796 7797 7798 7799 7800 7801 7802 7803 7804 7805 7806 7807 7808 7809 7810 7811 7812 7813 7814 7815 7816 7817 7818 7819 7820 7821 7822 7823 7824 7825 7826 7827 7828 7829 7830 7831 7832 7833 7834 7835 7836 7837 7838 7839 7840 7841 7842 7843 7844 7845 7846 7847 7848 7849 7850 7851 7852 7853 7854 7855 7856 7857 7858 7859 7860 7861 7862 7863 7864 7865 7866 7867 7868 7869 7870 7871 7872 7873 7874 7875 7876 7877 7878 7879 7880 7881 7882 7883 7884 7885 7886 7887 7888 7889 7890 7891 7892 7893 7894 7895 7896 7897 7898 7899 7900 7901 7902 7903 7904 7905 7906 7907 7908 7909 7910 7911 7912 7913 7914 7915 7916 7917 7918 7919 7920 7921 7922 7923 7924 7925 7926 7927 7928 7929 7930 7931 7932 7933 7934 7935 7936 7937 7938 7939 7940 7941 7942 7943 7944 7945 7946 7947 7948 7949 7950 7951 7952 7953 7954 7955 7956 7957 7958 7959 7960 7961 7962 7963 7964 7965 7966 7967 7968 7969 7970 7971 7972 7973 7974 7975 7976 7977 7978 7979 7980 7981 7982 7983 7984 7985 7986 7987 7988 7989 7990 7991 7992 7993 7994 7995 7996 7997 7998 7999 8000 8001 8002 8003 8004 8005 8006 8007 8008 8009 8010 8011 8012 8013 8014 8015 8016 8017 8018 8019 8020 8021 8022 8023 8024 8025 8026 8027 8028 8029 8030 8031 8032 8033 8034 8035 8036 8037 8038 8039 8040 8041 8042 8043 8044 8045 8046 8047 8048 8049 8050 8051 8052 8053 8054 8055 8056 8057 8058 8059 8060 8061 8062 8063 8064 8065 8066 8067 8068 8069 8070 8071 8072 8073 8074 8075 8076 8077 8078 8079 8080 8081 8082 8083 8084 8085 8086 8087 8088 8089 8090 8091 8092 8093 8094 8095 8096 8097 8098 8099 8100 8101 8102 8103 8104 8105 8106 8107 8108 8109 8110 8111 8112 8113 8114 8115 8116 8117 8118 8119 8120 8121 8122 8123 8124 8125 8126 8127 8128 8129 8130 8131 8132 8133 8134 8135 8136 8137 8138 8139 8140 8141 8142 8143 8144 8145 8146 8147 8148 8149 8150 8151 8152 8153 8154 8155 8156 8157 8158 8159 8160 8161 8162 8163 8164 8165 8166 8167 8168 8169 8170 8171 8172 8173 8174 8175 8176 8177 8178 8179 8180 8181 8182 8183 8184 8185 8186 8187 8188 8189 8190 8191 8192 8193 8194 8195 8196 8197 8198 8199 8200 8201 8202 8203 8204 8205 8206 8207 8208 8209 8210 8211 8212 8213 8214 8215 8216 8217 8218 8219 8220 8221 8222 8223 8224 8225 8226 8227 8228 8229 8230 8231 8232 8233 8234 8235 8236 8237 8238 8239 8240 8241 8242 8243 8244 8245 8246 8247 8248 8249 8250 8251 8252 8253 8254 8255 8256 8257 8258 8259 8260 8261 8262 8263 8264 8265 8266 8267 8268 8269 8270 8271 8272 8273 8274 8275 8276 8277 8278 8279 8280 8281 8282 8283 8284 8285 8286 8287 8288 8289 8290 8291 8292 8293 8294 8295 8296 8297 8298 8299 8300 8301 8302 8303 8304 8305 8306 8307 8308 8309 8310 8311 8312 8313 8314 8315 8316 8317 8318 8319 8320 8321 8322 8323 8324 8325 8326 8327 8328 8329 8330 8331 8332 8333 8334 8335 8336 8337 8338 8339 8340 8341 8342 8343 8344 8345 8346 8347 8348 8349 8350 8351 8352 8353 8354 8355 8356 8357 8358 8359 8360 8361 8362 8363 8364 8365 8366 8367 8368 8369 8370 8371 8372 8373 8374 8375 8376 8377 8378 8379 8380 8381 8382 8383 8384 8385 8386 8387 8388 8389 8390 8391 8392 8393 8394 8395 8396 8397 8398 8399 8400 8401 8402 8403 8404 8405 8406 8407 8408 8409 8410 8411 8412 8413 8414 8415 8416 8417 8418 8419 8420 8421 8422 8423 8424 8425 8426 8427 8428 8429 8430 8431 8432 8433 8434 8435 8436 8437 8438 8439 8440 8441 8442 8443 8444 8445 8446 8447 8448 8449 8450 8451 8452 8453 8454 8455 8456 8457 8458 8459 8460 8461 8462 8463 8464 8465 8466 8467 8468 8469 8470 8471 8472 8473 8474 8475 8476 8477 8478 8479 8480 8481 8482 8483 8484 8485 8486 8487 8488 8489 8490 8491 8492 8493 8494 8495 8496 8497 8498 8499 8500 8501 8502 8503 8504 8505 8506 8507 8508 8509 8510 8511 8512 8513 8514 8515 8516 8517 8518 8519 8520 8521 8522 8523 8524 8525 8526 8527 8528 8529 8530 8531 8532 8533 8534 8535 8536 8537 8538 8539 8540 8541 8542 8543 8544 8545 8546 8547 8548 8549 8550 8551 8552 8553 8554 8555 8556 8557 8558 8559 8560 8561 8562 8563 8564 8565 8566 8567 8568 8569 8570 8571 8572 8573 8574 8575 8576 8577 8578 8579 8580 8581 8582 8583 8584 8585 8586 8587 8588 8589 8590 8591 8592 8593 8594 8595 8596 8597 8598 8599 8600 8601 8602 8603 8604 8605 8606 8607 8608 8609 8610 8611 8612 8613 8614 8615 8616 8617 8618 8619 8620 8621 8622 8623 8624 8625 8626 8627 8628 8629 8630 8631 8632 8633 8634 8635 8636 8637 8638 8639 8640 8641 8642 8643 8644 8645 8646 8647 8648 8649 8650 8651 8652 8653 8654 8655 8656 8657 8658 8659 8660 8661 8662 8663 8664 8665 8666 8667 8668 8669 8670 8671 8672 8673 8674 8675 8676 8677 8678 8679 8680 8681 8682 8683 8684 8685 8686 8687 8688 8689 8690 8691 8692 8693 8694 8695 8696 8697 8698 8699 8700 8701 8702 8703 8704 8705 8706 8707 8708 8709 8710 8711 8712 8713 8714 8715 8716 8717 8718 8719 8720 8721 8722 8723 8724 8725 8726 8727 8728 8729 8730 8731 8732 8733 8734 8735 8736 8737 8738 8739 8740 8741 8742 8743 8744 8745 8746 8747 8748 8749 8750 8751 8752 8753 8754 8755 8756 8757 8758 8759 8760 8761 8762 8763 8764 8765 8766 8767 8768 8769 8770 8771 8772 8773 8774 8775 8776 8777 8778 8779 8780 8781 8782 8783 8784 8785 8786 8787 8788 8789 8790 8791 8792 8793 8794 8795 8796 8797 8798 8799 8800 8801 8802 8803 8804 8805 8806 8807 8808 8809 8810 8811 8812 8813 8814 8815 8816 8817 8818 8819 8820 8821 8822 8823 8824 8825 8826 8827 8828 8829 8830 8831 8832 8833 8834 8835 8836 8837 8838 8839 8840 8841 8842 8843 8844 8845 8846 8847 8848 8849 8850 8851 8852 8853 8854 8855 8856 8857 8858 8859 8860 8861 8862 8863 8864 8865 8866 8867 8868 8869 8870 8871 8872 8873 8874 8875 8876 8877 8878 8879 8880 8881 8882 8883 8884 8885 8886 8887 8888 8889 8890 8891 8892 8893 8894 8895 8896 8897 8898 8899 8900 8901 8902 8903 8904 8905 8906 8907 8908 8909 8910 8911 8912 8913 8914 8915 8916 8917 8918 8919 8920 8921 8922 8923 8924 8925 8926 8927 8928 8929 8930 8931 8932 8933 8934 8935 8936 8937 8938 8939 8940 8941 8942 8943 8944 8945 8946 8947 8948 8949 8950 8951 8952 8953 8954 8955 8956 8957 8958 8959 8960 8961 8962 8963 8964 8965 8966 8967 8968 8969 8970 8971 8972 8973 8974 8975 8976 8977 8978 8979 8980 8981 8982 8983 8984 8985 8986 8987 8988 8989 8990 8991 8992 8993 8994 8995 8996 8997 8998 8999 9000 9001 9002 9003 9004 9005 9006 9007 9008 9009 9010 9011 9012 9013 9014 9015 9016 9017 9018 9019 9020 9021 9022 9023 9024 9025 9026 9027 9028 9029 9030 9031 9032 9033 9034 9035 9036 9037 9038 9039 9040 9041 9042 9043 9044 9045 9046 9047 9048 9049 9050 9051 9052 9053 9054 9055 9056 9057 9058 9059 9060 9061 9062 9063 9064 9065 9066 9067 9068 9069 9070 9071 9072 9073 9074 9075 9076 9077 9078 9079 9080 9081 9082 9083 9084 9085 9086 9087 9088 9089 9090 9091 9092 9093 9094 9095 9096 9097 9098 9099 9100 9101 9102 9103 9104 9105 9106 9107 9108 9109 9110 9111 9112 9113 9114 9115 9116 9117 9118 9119 9120 9121 9122 9123 9124 9125 9126 9127 9128 9129 9130 9131 9132 9133 9134 9135 9136 9137 9138 9139 9140 9141 9142 9143 9144 9145 9146 9147 9148 9149 9150 9151 9152 9153 9154 9155 9156 9157 9158 9159 9160 9161 9162 9163 9164 9165 9166 9167 9168 9169 9170 9171 9172 9173 9174 9175 9176 9177 9178 9179 9180 9181 9182 9183 9184 9185 9186

{
 "bridge": "altium",
 "version": "0.2.87",
 "verbs": [
  {
   "example": {},
   "hint": "Cheapest health call - answers from ab's window list plus the agent heartbeat; never touches the script engine.",
   "input": {},
   "longRunning": false,
   "name": "altium_status",
   "output": {
    "agentAlive": "bool",
    "licenceState": "string",
    "licensed": "bool",
    "running": "bool"
   },
   "pitfalls": [
    "'running' can be true while 'licensed' is false - a trial lease can be stranded by a crash."
   ],
   "related": [
    "altium_readiness",
    "altium_agent_status",
    "altium_instances"
   ],
   "statusVerb": null,
   "summary": "Is Altium running, licensed, and is the resident agent alive?",
   "timeoutSeconds": 15
  },
  {
   "example": {},
   "hint": "With several running, other verbs REFUSE without instance:<pid|key|word> - guessing means acting inside another AI thread's Altium.",
   "input": {},
   "longRunning": false,
   "name": "altium_instances",
   "output": {
    "count": "int",
    "instances": "[{pid, key, edition, licensed, agentAlive, ...}]"
   },
   "pitfalls": [
    "Develop writes NO licence tail when it HOLDS the seat - blank licenceState there means licensed."
   ],
   "related": [
    "altium_status"
   ],
   "statusVerb": null,
   "summary": "Every running Altium (Designer + Designer Develop can run together).",
   "timeoutSeconds": 15
  },
  {
   "example": {
    "text": "Begin PCBServer.GetCurrentPCBBoard.ViewManager_FullUpdate; End;"
   },
   "hint": "Single quotes only (no double quotes). A Var block before Begin is allowed. Capture output by writing a file, not by returning a value. Pass filePath: after an export the OutJob is current and GetCurrentPCBBoard is Nil.",
   "input": {
    "filePath": "optional: the document to make current first (a .PcbDoc for PCBServer.GetCurrentPCBBoard)",
    "text": "string - [Var X : Integer;] Begin ... End;",
    "timeout": "int seconds"
   },
   "longRunning": false,
   "name": "altium_eval",
   "output": {
    "errorCode": "script_error",
    "errorShot": "PNG of Altium's error box",
    "success": "bool (false + errorShot when Altium raised an error box)"
   },
   "pitfalls": [
    "An undeclared identifier HALTS the engine with a modal that Try/Except cannot catch.",
    "ShowMessage blocks the loop behind a modal - never use it."
   ],
   "related": [
    "altium_run_command"
   ],
   "statusVerb": null,
   "summary": "Run a DelphiScript snippet inside Altium (optional Var block, then Begin ... End;) on the CURRENT document, or on filePath opened first.",
   "timeoutSeconds": 30
  },
  {
   "example": {
    "command": "PCB:Zoom",
    "params": {
     "Action": "All"
    }
   },
   "hint": "Params are pipe-joined key=value pairs. altium_list_commands searches the catalog.",
   "input": {
    "command": "string - e.g. PCB:Zoom",
    "filePath": "optional: the document to make current first (PCB: processes need a board current)",
    "params": "string or object"
   },
   "longRunning": false,
   "name": "altium_run_command",
   "output": {
    "success": "bool"
   },
   "pitfalls": [
    "Some processes open a modal dialog and block the loop until it is answered."
   ],
   "related": [
    "altium_eval",
    "altium_list_commands"
   ],
   "statusVerb": null,
   "summary": "Run an Altium process (Server:Command) through the agent, on the CURRENT document or on filePath opened first.",
   "timeoutSeconds": 60
  },
  {
   "example": {},
   "hint": "Check before and after altium_install_library / altium_uninstall_library without a screenshot.",
   "input": {},
   "longRunning": false,
   "name": "altium_list_installed_libraries",
   "output": {
    "count": "int",
    "libraries": "[path]"
   },
   "pitfalls": [
    "Needs the agent (it reads IntegratedLibraryManager inside Altium)."
   ],
   "related": [
    "altium_uninstall_library",
    "altium_install_library",
    "altium_install_library_bundle"
   ],
   "statusVerb": null,
   "summary": "Every library in Altium's Installed Libraries list (read-only).",
   "timeoutSeconds": 30
  },
  {
   "example": {
    "libraryName": "Adom_ToF"
   },
   "hint": "Any open document for a removed library is closed first. Close Altium with a plain altium_close afterwards: a close that discards changes can drop the unregistration.",
   "input": {
    "dryRun": "bool",
    "libraryName": "file stem: matches X.SchLib AND X.PcbLib",
    "libraryPath": "exact registered path"
   },
   "longRunning": false,
   "name": "altium_uninstall_library",
   "output": {
    "closedDocuments": "[path]",
    "notInstalled": "bool",
    "remaining": "int",
    "removed": "[path]"
   },
   "pitfalls": [
    "Nothing matching answers notInstalled:true (success), so a cleanup can run twice.",
    "discardChanges:true on altium_close can bring the removed library back on the next launch."
   ],
   "related": [
    "altium_list_installed_libraries",
    "altium_install_library",
    "altium_close"
   ],
   "statusVerb": null,
   "summary": "Remove libraries from Altium's Installed Libraries: the inverse of install_library / install_library_bundle. Library files are never touched.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "name": "SCH Library"
   },
   "hint": "One UIA search reads the tab's existence AND selection, then at most one SelectionItemPattern select and one verify, all inside a 24 s budget: every exit is a named answer (panel_not_found, panel_search_timeout, ui_select_gated, panel_not_selected), never ab's generic timeout.",
   "input": {
    "ensureId": "string optional - panel ID for Client:CustomizeResources (e.g. TSchLibPanel) when the panel may not exist yet",
    "name": "string - the tab caption exactly as painted, e.g. 'SCH Library'"
   },
   "longRunning": false,
   "name": "altium_panel",
   "output": {
    "elapsedSec": "float",
    "lane": "already | ui_select | ui_select_raised",
    "selected": "bool",
    "verified": "bool (false when the tab exposes no selection state)"
   },
   "pitfalls": [
    "ab gates desktop_ui_select behind the shell approval grant; without it the verb reports ui_select_gated instead of pretending.",
    "A plain click does not switch panel tabs - that is why this verb exists.",
    "On Altium Designer Develop the UI Automation search does not finish in time (panel_search_timeout, measured 2026-10-15); opening a library document already brings its library panel to the front.",
    "lane ui_select_raised means ab fell back to a synthetic click that foregrounded Altium; the dispatch wrapper hands the user's window back."
   ],
   "related": [
    "altium_show_symbol",
    "altium_show_footprint",
    "altium_run_command"
   ],
   "statusVerb": null,
   "summary": "Activate a docked panel TAB (SCH Library, PCB Library, Components, Projects, Properties) in the BACKGROUND - the 'ganged-up view' needs the right panels in front, and no Altium server process switches a tab.",
   "timeoutSeconds": 30
  },
  {
   "example": {},
   "hint": "The primitive every board view derives from; board_summary / rules_by_kind / layers_in_use are shaped from the same read.",
   "input": {
    "limit": "int",
    "sections": "string csv - optional"
   },
   "longRunning": false,
   "name": "altium_read_board",
   "output": {
    "data": "object - the agent's payload",
    "roundtripMs": "int",
    "success": "bool"
   },
   "pitfalls": [
    "Needs a .PcbDoc current."
   ],
   "related": [
    "altium_board_summary",
    "altium_review_board"
   ],
   "statusVerb": null,
   "summary": "ONE round trip: components, nets, layers, copper, rules, occupancy, outline.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "includeSchematic": true
   },
   "hint": "PARTIAL results by design: skipped says which checks had no data; a clean result means the checks that RAN found nothing.",
   "input": {
    "board": "path - optional",
    "checks": "[string] - optional filter",
    "includeSchematic": "bool",
    "sheet": "path - optional"
   },
   "longRunning": false,
   "name": "altium_review_board",
   "output": {
    "counts": "{}",
    "findings": "[{check, severity, message, ...}]",
    "notImplemented": "{}",
    "skipped": "{}"
   },
   "pitfalls": [
    "Altium holds ONE current document - the review activates board and sheet in turn."
   ],
   "related": [
    "altium_read_board",
    "altium_cross_check"
   ],
   "statusVerb": null,
   "summary": "Design-review checks (14) over one board read; schematic checks with includeSchematic.",
   "timeoutSeconds": 120
  },
  {
   "example": {},
   "hint": "Check the step counts: models:0 fails the call - a symbol with no footprint model places with nothing attached. Importing again REPLACES the symbol and the footprint's 3D body (add_body step: bodiesNow 1); boards that place the part need PCB:UpdateFootprints.",
   "input": {
    "comment": "string",
    "description": "string",
    "footprintSpec": "path",
    "params": "{}",
    "pcbLib": "path",
    "schLib": "path",
    "step": "path",
    "symbolSpec": "path"
   },
   "longRunning": false,
   "name": "altium_import_part",
   "output": {
    "footprint": "string",
    "steps": "[] - the add_body step carries replacedBodies, bodiesNow, sameNameFootprints",
    "symbol": "string"
   },
   "pitfalls": [
    "add_models APPENDS on every call (not idempotent) - repair is remove_symbol + re-import.",
    "The add_body step's sameNameFootprints > 1 means the library holds stale footprints of that name: the body went to the FIRST only.",
    "The first part into a NEW library can silently skip models+params if the bridge restarted mid-flight - verify with read_symbol."
   ],
   "related": [
    "altium_read_symbol",
    "altium_show_symbol"
   ],
   "statusVerb": null,
   "summary": "One call imports a whole part: footprint spec + STEP + symbol modes + models + params + save.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "footprintName": "VL53L5CX;VL53L7CX;VL53L8CX",
    "hMm": 14,
    "libraryPath": "C:/lib/Adom_ToF.PcbLib",
    "pcbPath": "C:/proj/tof.PcbDoc",
    "wMm": 39
   },
   "hint": "Three parts on one board: footprintName 'VL53L5CX;VL53L7CX;VL53L8CX' + pcbPath, then altium_show_3d_board {filePath: pcbPath}. Run it again with the same pcbPath to ADD parts: they land right of the current ones, designators continue (U4...).",
   "input": {
    "assigns": "des=NET;...",
    "footprintName": "string | 'A;B;C'",
    "hMm": "number (new board only)",
    "libraryPath": "path (.PcbLib)",
    "pcbPath": "path (.PcbDoc) - existing = append, new = create+save",
    "stubs": "des=x,y;...",
    "wMm": "number (new board only)"
   },
   "longRunning": false,
   "name": "altium_test_board",
   "output": {
    "appended": "bool",
    "bodiesOnComp": "int",
    "count": "int",
    "existingParts": "int",
    "padsOnComp": "int",
    "pcb": "path",
    "placed": "string",
    "saved": "bool (checked on disk)"
   },
   "pitfalls": [
    "assigns/stubs apply to the LAST part placed.",
    "pcb is empty when pcbPath is omitted: the board exists only unsaved as PCB<n>.PcbDoc.",
    "Appending ignores wMm/hMm and does not grow the outline: parts can land outside it - resize with altium_board_shape if needed.",
    "Each part's name is its own Comment (moves with the part) and its Pattern is the footprint name.",
    "errorCode not_saved: the board was built but the file did not land; the folder is created automatically."
   ],
   "related": [
    "altium_place_on_sch",
    "altium_show_3d_board",
    "altium_add_body"
   ],
   "statusVerb": null,
   "summary": "Place one footprint, or a ';' list, from the open PcbLib on ONE board: a NEW board (wMm x hMm outline) when pcbPath is new or omitted, APPENDED to the existing board when pcbPath already exists (issue 11).",
   "timeoutSeconds": 240
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.PcbLib"
   },
   "hint": "altium_save the PcbLib afterwards; footprint_primitives on a placed part should then report layerId 74 for the vias.",
   "input": {
    "footprintName": "string (optional filter)",
    "libraryPath": "path (.PcbLib)"
   },
   "longRunning": false,
   "name": "altium_plate_vias",
   "output": {
    "fixed": "Fp:Pad;...",
    "holes": "int",
    "plated": "int"
   },
   "pitfalls": [
    "Read-modify in place: run once per library install."
   ],
   "related": [
    "altium_normalize_bodies",
    "altium_footprint_primitives",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Make every drilled pad in a PcbLib a plated MULTI-LAYER pad (all footprints, or footprintName). adom-lbr writes heatsink vias as pads with a hole; Altium loaded them on the Top Layer, so a thermal pad's vias were not through-holes until this ran.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "humanIsPresent": true,
    "stage": "launch"
   },
   "hint": "Call it with no args and follow _next. The human's part ENDS at the installer's Finish button; licensing is yours.",
   "input": {
    "humanIsPresent": "bool, REQUIRED true for stage launch: the UAC prompt auto-denies in ~2 minutes",
    "installerPath": "optional path; default = newest AltiumDesignerSetup*.exe in Downloads",
    "stage": "auto (default) | preflight | get_installer | launch | wait | license"
   },
   "longRunning": false,
   "name": "altium_install",
   "output": {
    "_next": "[string]",
    "licensed": "bool",
    "needsHuman": "[string] - only ever a password, the UAC prompt, or clicks in an elevated window",
    "stage": "string",
    "toast": "{displayed, _hint}"
   },
   "pitfalls": [
    "needsHuman may only name a password/2FA, the UAC prompt, or clicks inside an ELEVATED window. Release, Assign, Use License, Refresh and save prompts are ordinary clicks: do them.",
    "LOOK before you ask: 'Sign Out' on the licence page means the user is ALREADY signed in (the installer's browser sign-in carries over).",
    "'There are no seats available' means another running Altium holds the account's single On-Demand seat: altium_close it there, then stage license again.",
    "Never use the installer's unattended switches: they take the account password on the command line.",
    "A toast only reaches the machine it is shown on. Check toast.displayed and ALSO tell the user in chat."
   ],
   "related": [
    "altium_ensure_licensed",
    "altium_license",
    "altium_launch",
    "altium_readiness"
   ],
   "statusVerb": null,
   "summary": "Install Altium Designer on this machine, STAGED, with the rules in the verb (from 0.2.29). stage: preflight | get_installer | launch | wait | license, or omit it and 'auto' picks the stage from the machine's state. The verb looks before it asks, verifies the installer's Authenticode signature (Valid, CN=Altium LLC) before anything runs, refuses to launch into an empty room, toasts the human itself and says truthfully whether the toast displayed, and does the licensing clicks (Refresh / Use License) ITSELF.",
   "timeoutSeconds": 120
  },
  {
   "example": {},
   "hint": "netWorks:true is the pass. The agent is stopped afterwards by design; the next verb restarts it.",
   "input": {},
   "longRunning": false,
   "name": "altium_selftest_script_error",
   "output": {
    "autoRecovered": "bool",
    "dialogsLeft": "int",
    "errorShot": "base64 png (halted outcome only)",
    "netWorks": "bool",
    "outcome": "halted_and_recovered | contained_by_agent | unhandled"
   },
   "pitfalls": [
    "It really does halt the engine for a moment: do not run it while a user is mid-edit in Altium.",
    "By design this is the SLOWEST verb in the catalog: it halts the engine, waits for the halt to be seen, recovers it and verifies by restarting the agent. Altium Designer Develop parks SILENTLY (no Error box), so the halt is only seen when the wait expires \u2014 measured 18 s to over 60 s on the same machine. Its budget is 180 s for that reason; a timeout here means the safety net is broken, not that it was slow."
   ],
   "related": [
    "altium_agent_recover",
    "altium_dialog_log",
    "altium_agent_status"
   ],
   "statusVerb": null,
   "summary": "Regression test for the script-error safety net (from 0.2.23): makes the agent raise a REAL DelphiScript runtime error on purpose and checks that the bridge photographs Altium's Error box, stops the halted script itself and leaves no dialog behind. Flashes one error box for under a second. Run it after any change to agent.rs / dialogs.rs and once on every new Altium build.",
   "timeoutSeconds": 180
  },
  {
   "example": {},
   "hint": "polylines should equal what add_symbol_art reported and polyBboxMil should sit inside bodyRectMil.",
   "input": {
    "libraryPath": "path (.SchLib)",
    "models": "bool, default false (the model walk halts the engine on some builds)",
    "symbolName": "string"
   },
   "longRunning": false,
   "name": "altium_symbol_prims",
   "output": {
    "bodyRectMil": "[l, b, r, t] - the union of the current display mode's rectangles (mode 0, as a sheet draws it)",
    "lines": "int",
    "models": "[\"PCBLIB:NAME\"]",
    "pins": "int",
    "polyBboxMil": "[..]",
    "polylines": "int",
    "rectangles": "int"
   },
   "pitfalls": [],
   "related": [
    "altium_add_symbol_art",
    "altium_set_models",
    "altium_read_symbol"
   ],
   "statusVerb": null,
   "summary": "Read a SchLib component's drawing: primitive counts by kind, body rectangle, polyline bounding box, display mode and the footprint models. Read-only, use it to verify add_symbol_art / set_models.",
   "timeoutSeconds": 60
  },
  {
   "example": {},
   "hint": "altium_save the SchLib afterwards.",
   "input": {
    "footprint": "string (PcbLib footprint name)",
    "libraryPath": "path (.SchLib)",
    "symbolName": "string"
   },
   "longRunning": false,
   "name": "altium_set_models",
   "output": {
    "footprint": "string",
    "removed": "int"
   },
   "pitfalls": [
    "Removes every existing model, including 3D-only ones."
   ],
   "related": [
    "altium_symbol_prims",
    "altium_set_params",
    "altium_add_models"
   ],
   "statusVerb": null,
   "summary": "Replace every footprint model on a SchLib component with ONE PCBLIB model (set_params footprint and add_models APPEND, which is how a symbol ends up with two).",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "kicadSym": "C:/lib/VL53L5CX.kicad_sym",
    "libraryPath": "C:/lib/Adom_ToF.SchLib",
    "symbolName": "VL53L5CX"
   },
   "hint": "Run once per part right after assemble-altium / build_symbol_modes, then altium_save the SchLib and altium_show_symbol to check.",
   "input": {
    "clear": "bool, default true: remove the component's existing polylines/lines first",
    "kicadSym": "Windows path to the .kicad_sym that carries the baked outline (stage it with send_files)",
    "libraryPath": "path (.SchLib)",
    "mode": "lines (default) | polyline",
    "symbolName": "string (LibReference)"
   },
   "longRunning": false,
   "name": "altium_add_symbol_art",
   "output": {
    "bodyRectMil": "[x0,y0,x1,y1]",
    "points": "int",
    "polylines": "int"
   },
   "pitfalls": [
    "clear:true (default) also removes hand-drawn lines on the symbol; only the pins and the body rectangle survive.",
    "The KiCad symbol must already carry the outline (adom-symbol create bakes it; --outline-name none for side-etched chips)."
   ],
   "related": [
    "altium_show_symbol",
    "altium_symbol_prims",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Draw the chip-outline artwork (the chip-thumbnailer polylines adom-symbol baked into the KiCad symbol) into a SchLib component, fitted to its body rectangle, so the Altium symbol shows the same chip as KiCad and Fusion.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.SchLib",
    "schPath": "C:/proj/tof.SchDoc",
    "symbolName": "VL53L5CX;VL53L7CX;VL53L8CX"
   },
   "hint": "Three parts on one sheet: symbolName 'VL53L5CX;VL53L7CX;VL53L8CX' + schPath, then altium_show_schematic {filePath: schPath}.",
   "input": {
    "description": "string (what the sheet shows, 2-3 sentences)",
    "drawnBy": "string",
    "libraryPath": "path (.SchLib)",
    "number": "string (DocumentNumber)",
    "revision": "string",
    "schPath": "path (.SchDoc, optional save)",
    "symbolName": "string | 'A;B;C'",
    "title": "string (Title)"
   },
   "longRunning": false,
   "name": "altium_place_on_sch",
   "output": {
    "count": "int",
    "designator": "string",
    "placed": "string",
    "primitives": "int",
    "sch": "path"
   },
   "pitfalls": [
    "Every call creates a NEW SchDoc; there is no append-to-sheet yet.",
    "The SchLib must be the current document (the verb opens it)."
   ],
   "related": [
    "altium_test_board",
    "altium_show_schematic",
    "altium_read_schematic"
   ],
   "statusVerb": null,
   "summary": "Place one symbol, or a ';' list of symbols, from the open SchLib on ONE new sheet (sheet sized FROM the measured parts: 500 mil gaps, 600 mil margins, A4 minimum; parts inside the frame as U1..Un with the part number as Comment); fills the title block from title/number/revision/drawnBy and places description as a text frame; saves to schPath when given. When schPath names an EXISTING .SchDoc the symbols are APPENDED to it (right of the current ones, designators continuing; sheet size and title block untouched, issue 11).",
   "timeoutSeconds": 90
  },
  {
   "example": {},
   "hint": "Never foregrounds: a minimized Altium is restored INTO THE BACKGROUND and the user's window handed straight back.",
   "input": {
    "libraryPath": "path",
    "symbolName": "string"
   },
   "longRunning": false,
   "name": "altium_show_symbol",
   "output": {
    "shot": "{image: base64 png, width, height}",
    "success": "bool",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "A capture under 400px wide is refused as proof_unavailable - a title-bar sliver is not evidence."
   ],
   "related": [
    "altium_show_footprint",
    "altium_show_3d_chip",
    "altium_show_library"
   ],
   "statusVerb": null,
   "summary": "Open a SchLib member in the Symbol editor and capture a background proof.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "preset": "showcase3d"
   },
   "hint": "Runs IN-BRIDGE (~40ms per step to the agent) so timing is tight enough to narrate over. Steps: zoom_all/in/out, view_2d/3d, isometric, top/bottom/front/back/left/right, rotate90, ortho, orbit_left/right/up/down, rolls, pans, flip.",
   "input": {
    "lane": "pcb (default) | sch",
    "pauseMs": "int default per-step pause",
    "preset": "punch_in|showcase3d|orbit|flip|finale",
    "steps": "[string | {step, pauseMs}]"
   },
   "longRunning": false,
   "name": "altium_animate_view",
   "output": {
    "elapsedSec": "float",
    "stepsRun": "int"
   },
   "pitfalls": [
    "Driving camera steps one-by-one from a container adds ~1.4s of jitter per step - that is what this verb exists to avoid.",
    "sch lane supports zoom steps only; everything else needs a PCB document current."
   ],
   "related": [
    "altium_demo",
    "altium_foreground",
    "altium_run_command"
   ],
   "statusVerb": null,
   "summary": "Camera/zoom choreography on the current document - native Altium camera commands, animated by Altium itself.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "reason": "John asked to watch the import live"
   },
   "hint": "For a human who asked to WATCH (a live demo, a walkthrough). Everything else stays background.",
   "input": {
    "reason": "string >=10 chars, written for the HUMAN (required)"
   },
   "longRunning": false,
   "name": "altium_foreground",
   "output": {
    "windowEtiquette": "foreground"
   },
   "pitfalls": [
    "Refused without a real reason - same rule as ab's desktop_caption."
   ],
   "related": [
    "altium_demo",
    "altium_animate_view"
   ],
   "statusVerb": null,
   "summary": "Bring Altium in front of the user - the sanctioned exception to the never-foreground rule.",
   "timeoutSeconds": 15
  },
  {
   "example": {
    "live": true,
    "stage": 0
   },
   "hint": "live SYNC MODEL: pre-cache narration with `adom-tts load` (one marker per stop), then per stop fire `adom-tts cue <id> <n> --confirm` in the background and IMMEDIATELY make nextCall - the prefetched cue starts instantly and the ~5-17s of on-screen motion runs under the voice; advance when BOTH finish. If Altium is cold, the first call answers status:launching with a narrate line - speak it, poll again in ~20s.",
   "input": {
    "live": "bool",
    "stage": "int 0-5"
   },
   "longRunning": false,
   "name": "altium_demo",
   "output": {
    "done": "bool",
    "narrate": "string - speak this",
    "nextCall": "{verb, args}",
    "nextNarrate": "string"
   },
   "pitfalls": [
    "The caller owns the VOICE (adom-tts) - the bridge never synthesizes speech.",
    "After done:true, restore the user's own document (altium_activate_document)."
   ],
   "related": [
    "altium_animate_view",
    "altium_foreground",
    "altium_show_symbol"
   ],
   "statusVerb": null,
   "summary": "The tour. Default: one background beat per call with a screenshot. live:true = the narrated FOREGROUND show: ab caption + document + in-bridge camera choreography per stop, returning the narration text for YOUR TTS.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "action": "use_license"
   },
   "hint": "One On-Demand seat serves EVERY Altium app on this machine. use_license claims a free seat.",
   "input": {
    "action": "show|refresh|use_license|start_trial|sign_out"
   },
   "longRunning": false,
   "name": "altium_license",
   "output": {
    "shot": "{image: base64 png, width, height}",
    "success": "bool",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "NEVER kill an Altium holding the seat: the lease strands, the page shows Seats 0/1 while every claim fails. altium_close releases it."
   ],
   "related": [
    "altium_ensure_licensed",
    "altium_license_status",
    "altium_close"
   ],
   "statusVerb": null,
   "summary": "Drive the License Management page (UIA first - no cursor, no foreground).",
   "timeoutSeconds": 60
  },
  {
   "example": {},
   "hint": "A save prompt on close NAMES the documents - read it; on a shared machine one may belong to another AI thread. Never defaulted.",
   "input": {
    "acceptSeatLoss": "bool",
    "discardChanges": "bool, default false: press Save None + confirm on 'Confirm Save Locally'",
    "force": "bool",
    "instance": "pid, when several Altiums run",
    "waitSec": "float, default 20"
   },
   "longRunning": false,
   "name": "altium_close",
   "output": {
    "closedInSec": "float",
    "engineFreed": "object|null",
    "errorCode": "unsaved_changes | close_blocked_by_dialog | altium_modal_orphan | modal_orphan_survived_quit | close_timeout",
    "stuckModalOrphan": "{pid,tid,hwnd} when Altium was wedged in a modal loop and the bridge ended it gracefully"
   },
   "pitfalls": [
    "force:true without acceptSeatLoss is refused: a kill strands the On-Demand seat.",
    "errorCode altium_modal_orphan = Altium is stuck inside a modal loop whose dialog is GONE (its main window is disabled, nothing on screen to answer). No menu, keystroke or -R reaches it and it still holds the seat. With discardChanges:true the bridge ends it by posting WM_QUIT - Altium's own shutdown, which RELEASES the seat. Never reach for force/taskkill first."
   ],
   "related": [
    "altium_license",
    "altium_launch"
   ],
   "statusVerb": null,
   "summary": "Polite close (releases the licence seat). Frees a script engine parked on a breakpoint first (Altium refuses to close over one). discardChanges:true answers Altium's save prompts with Save None for callers whose modified documents are ALL their own; force needs acceptSeatLoss.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "capture": true,
    "installId": "Lib-1757350000000",
    "libraryName": "Lib",
    "zipPath": "C:\\Users\\me\\adom-wiki-libs\\Lib-altium.zip"
   },
   "hint": "Launches a closed Altium first (up to 240s), then registers and opens the library. Past ab's budget the verb keeps running: poll altium_status until lastInstall.installId matches, then altium_install_receipt for the full receipt.",
   "input": {
    "capture": "bool",
    "captureMaxWidth": "int",
    "installId": "string - echoed in the receipt so a client can match it",
    "libraryName": "string",
    "zipPath": "string - staged zip"
   },
   "longRunning": true,
   "name": "altium_install_library_bundle",
   "output": {
    "atMs": "int",
    "components": "[names]",
    "installId": "string",
    "phasesMs": "{launch, licence, unpack, register, open, list, panel, capture, agentStop}",
    "shot": "{image, ...}",
    "shown": "bool",
    "symbolCount": "int",
    "thumbnailDataUrl": "string",
    "totalMs": "int"
   },
   "pitfalls": [
    "The receipt lives in bridge memory; a bridge restart clears it."
   ],
   "related": [
    "altium_install_receipt",
    "altium_status",
    "altium_install_library"
   ],
   "statusVerb": "altium_status",
   "summary": "One-click install of a wiki library bundle (zip of .SchLib/.PcbLib): unpack, register, open the library, prove it with a frame.",
   "timeoutSeconds": 330
  },
  {
   "example": {},
   "hint": "Read after altium_status shows lastInstall with your installId.",
   "input": {},
   "longRunning": false,
   "name": "altium_install_receipt",
   "output": {
    "receipt": "object|null - the install_library_bundle reply"
   },
   "pitfalls": [],
   "related": [
    "altium_install_library_bundle",
    "altium_status"
   ],
   "statusVerb": null,
   "summary": "The last bundle install's full receipt (proof frame included), for a client whose install call outlived ab's budget.",
   "timeoutSeconds": 10
  },
  {
   "example": {},
   "hint": "Static; safe to call any time.",
   "input": {},
   "longRunning": false,
   "name": "altium_describe",
   "output": {
    "verbs": "[{name, summary, input, output, ...}]"
   },
   "pitfalls": [],
   "related": [
    "altium_status"
   ],
   "statusVerb": null,
   "summary": "This list - the bridge's verbs and schemas for ab's Verbs tab.",
   "timeoutSeconds": 5
  },
  {
   "example": {},
   "hint": "Follow _hint: not installed -> altium_install; not running -> altium_launch; licensed:false -> altium_ensure_licensed; agent down -> just call the verb you need (it bootstraps the agent) or altium_agent_start. ready:true -> altium_state.",
   "input": {},
   "longRunning": false,
   "name": "altium_readiness",
   "output": {
    "adVersion": "string | null",
    "agentAlive": "bool - the selected instance",
    "agentLiveWorkspaces": "[{workspace, heartbeatAgeSec}] - only when a loop lives outside the selection",
    "agentResidentAnywhere": "bool - any workspace",
    "install": "{base_dir, exe, system_dir, major} | null",
    "installed": "bool",
    "licenceState": "string",
    "licensed": "bool | null",
    "ready": "bool - all four true",
    "running": "bool"
   },
   "pitfalls": [
    "agentAlive is the SELECTED instance's view. agentResidentAnywhere:true beside agentAlive:false means a loop lives in another workspace: close through altium_close, never the window X."
   ],
   "related": [
    "altium_status",
    "altium_launch",
    "altium_ensure_licensed",
    "altium_agent_start"
   ],
   "statusVerb": null,
   "summary": "The one-call gate: is Altium installed, running, licensed, and is the resident agent alive? Answers with Altium closed and never touches the script engine.",
   "timeoutSeconds": 15
  },
  {
   "example": {},
   "hint": "installs:[] means Altium is not installed (altium_install). Otherwise altium_readiness for the verdict and altium_instances when several Altiums run.",
   "input": {},
   "longRunning": false,
   "name": "altium_diagnostics",
   "output": {
    "agent": "the altium_agent_status reply",
    "cacheDir": "path",
    "env": "{LOCALAPPDATA, APPDATA, USERPROFILE, ProgramFiles, ADOM_BIND_HOST, ADOM_DIRECT_API_URL}",
    "installs": "[{base_dir, exe, system_dir, major}] newest major first",
    "windows": "[{hwnd, title, kind, className, pid, rect}]"
   },
   "pitfalls": [
    "Instance-exempt: it runs with no instance selected, so agent.alive reads the legacy workspace; agent.liveWorkspaces is the union that counts."
   ],
   "related": [
    "altium_readiness",
    "altium_agent_status",
    "altium_instances"
   ],
   "statusVerb": null,
   "summary": "Bridge-side facts for a bug report: environment variables, every Altium install found, Altium's windows, the agent status block and the cache directory.",
   "timeoutSeconds": 15
  },
  {
   "example": {},
   "hint": "hasModalDialogs:true means the agent loop and every -R request are frozen behind it: altium_check_dialogs for the pictures, then altium_dismiss_dialogs {button, titles}. Otherwise the main window's title names the current document.",
   "input": {},
   "longRunning": false,
   "name": "altium_window_info",
   "output": {
    "dialogs": "[{hwnd, title, body, buttons, category, safeAction, ownedByMainInstance}]",
    "hasModalDialogs": "bool - a dialog owned by the main instance",
    "windows": "[{hwnd, title, kind, className, pid, rect}]"
   },
   "pitfalls": [
    "Altium PAINTS its dialog text, so body is often empty here; altium_check_dialogs attaches a PNG per dialog."
   ],
   "related": [
    "altium_check_dialogs",
    "altium_dismiss_dialogs",
    "altium_state"
   ],
   "statusVerb": null,
   "summary": "Altium's top-level windows plus any open dialogs, without screenshots. The cheap way to ask 'is a modal blocking the engine?'.",
   "timeoutSeconds": 15
  },
  {
   "example": {
    "screenshots": false
   },
   "hint": "Look before acting: logical.data.focusedDocument is what the board/schematic read verbs would read; altium_activate_document {path} changes it. Poll with screenshots:false.",
   "input": {
    "screenshots": "bool, default true"
   },
   "longRunning": false,
   "name": "altium_state",
   "output": {
    "agentAlive": "bool - union over every workspace",
    "agentWorkspace": "path | null - where logical came from",
    "dialogs": "[..]",
    "drivingBadge": "{active}",
    "licence": "{running, licensed, state, adVersion, edition, document, hwnd, pid}",
    "liveWorkspaces": "[{workspace, heartbeatAgeSec}]",
    "logical": "agent reply; data = {focusedDocument, focusedProject, documents:[{path, kind, project, open}]} | null when no agent is alive",
    "shots": "[{title, hwnd, kind, image: base64 png, width, height}]",
    "windows": "[..]"
   },
   "pitfalls": [
    "logical is null when no agent is resident: state never bootstraps one. Call any agent-backed verb or altium_agent_start first.",
    "shots[] are full-size base64 PNGs of every main and dialog window; pass screenshots:false when you only need the data."
   ],
   "related": [
    "altium_status",
    "altium_window_info",
    "altium_activate_document",
    "altium_agent_start"
   ],
   "statusVerb": null,
   "summary": "The whole picture in one call: licence state, windows, dialogs, a screenshot of every main/dialog window, and the agent's logical state (focused document, focused project, open documents).",
   "timeoutSeconds": 60
  },
  {
   "example": {},
   "hint": "READ dialogs[].shot, decide, then altium_dismiss_dialogs {button, titles:[..]}. A script 'Error' box: altium_agent_recover. A save prompt on close: see altium_close discardChanges.",
   "input": {
    "screenshots": "bool, default true"
   },
   "longRunning": false,
   "name": "altium_check_dialogs",
   "output": {
    "dialogs": "[{hwnd, pid, title, className, body, buttons, category, safeAction, meaning, ownedByMainInstance, rect, shot: base64 png}]",
    "dialogsDetected": "int"
   },
   "pitfalls": [
    "category and safeAction are suggestions. A save_prompt is never auto-answered: it names documents that may belong to the user or another AI thread.",
    "Known nuisance boxes are pressed by the standing reaper before you ever see them; altium_dialog_log lists those."
   ],
   "related": [
    "altium_dismiss_dialogs",
    "altium_dialog_log",
    "altium_agent_recover",
    "altium_window_info"
   ],
   "statusVerb": null,
   "summary": "List every Altium dialog currently open, classified, each with a screenshot (the only way to READ one: Altium paints its dialog text).",
   "timeoutSeconds": 30
  },
  {
   "example": {
    "button": "OK",
    "titles": [
     "Error"
    ]
   },
   "hint": "ALWAYS pass titles. Then altium_check_dialogs to confirm nothing is left, and repeat the verb that was blocked.",
   "input": {
    "button": "string, default 'OK' - the button's accessible name",
    "titles": "[string] - optional title substrings; only matching dialogs are pressed"
   },
   "longRunning": false,
   "name": "altium_dismiss_dialogs",
   "output": {
    "detected": "int",
    "pressed": "[{title, hwnd, button, ok}]"
   },
   "pitfalls": [
    "Without titles the button is pressed on EVERY detected Altium dialog, save prompts included.",
    "hwnd is NOT read by this verb, although other verbs' hints say {hwnd, button}: target a dialog with titles.",
    "success is true even when nothing was pressed or the click failed: check pressed[].ok."
   ],
   "related": [
    "altium_check_dialogs",
    "altium_close",
    "altium_agent_recover"
   ],
   "statusVerb": null,
   "summary": "Press one named button (default OK) on the detected Altium dialogs through UIA - no cursor, no focus steal. titles narrows it to dialogs whose title contains one of the strings.",
   "timeoutSeconds": 30
  },
  {
   "example": {},
   "hint": "Cold start is about 60 s. Next: altium_readiness; licensed:false -> altium_ensure_licensed. Most verbs need this first (errorCode altium_not_running).",
   "input": {
    "background": "bool, default TRUE: remember the user's foreground window and restore it once Altium is up. Pass false only when the user asked to SEE Altium come up.",
    "install": "optional: develop | designer | a folder name (AD26, ADDevelop) | a path, when several Altiums are installed",
    "waitSec": "number, default 180"
   },
   "longRunning": false,
   "name": "altium_launch",
   "output": {
    "alreadyRunning": "bool",
    "foregroundReturnedTo": "hwnd|null",
    "licence": "{running, licensed, state, adVersion, edition, hwnd, pid}",
    "startedInSec": "float",
    "windowEtiquette": "background once the user's window is handed back; foreground only with background:false"
   },
   "pitfalls": [
    "Altium foregrounds ITSELF at startup and offers no switch for it, so the window jumps over the user's work for a few seconds even with background:true \u2014 the bridge can only hand the focus back afterwards. Call it once; never in a retry loop.",
    "errorCode host_app_not_installed -> altium_install. launch_timeout = no main window after waitSec.",
    "A 'Workspace Unavailable' box at launch (altium_dialog_log) means another running Altium holds the seat: this one is view-only and opens fail with view_only_no_author_seat."
   ],
   "related": [
    "altium_readiness",
    "altium_ensure_licensed",
    "altium_close",
    "altium_install"
   ],
   "statusVerb": null,
   "summary": "Start Altium (the newest numbered install, or the one install names) and wait for its main window, then hand the user's own window back. Answers alreadyRunning when one is up.",
   "timeoutSeconds": 240
  },
  {
   "example": {
    "dryRun": true
   },
   "hint": "This is the manifest's uninstall hook; nothing to call afterwards. To revoke the Altium 365 grant remotely call altium_a365_logout BEFORE this.",
   "input": {
    "dryRun": "bool - report only, delete nothing"
   },
   "longRunning": false,
   "name": "altium_uninstall",
   "output": {
    "dryRun": "bool",
    "note": "string",
    "removed": "[path]"
   },
   "pitfalls": [
    "A resident agent is stopped even with dryRun:true; only the delete is skipped."
   ],
   "related": [
    "altium_a365_logout",
    "altium_agent_stop"
   ],
   "statusVerb": null,
   "summary": "Remove the bridge's own cache directory (agent workspaces, rendered agent scripts, the Altium 365 token file). Altium Designer and the user's designs are never touched.",
   "timeoutSeconds": 30
  },
  {
   "example": {
    "limit": 10
   },
   "hint": "Read it after a surprise: enginePreviouslyParked on a reply, an agent_script_error, or an open that failed view-only ('Workspace Unavailable' shows here). A dialog that reached the user and is NOT listed is a catalog gap: report it.",
   "input": {
    "limit": "int, default 25"
   },
   "longRunning": false,
   "name": "altium_dialog_log",
   "output": {
    "reaped": "[{title, category, pressed, ok, note, at}]",
    "running": "bool"
   },
   "pitfalls": [
    "An in-memory ring of the last 200 events: a bridge restart clears it.",
    "Save prompts and unknown dialogs never appear here as pressed: the reaper does not touch them."
   ],
   "related": [
    "altium_check_dialogs",
    "altium_status",
    "altium_agent_recover"
   ],
   "statusVerb": null,
   "summary": "What the standing dialog reaper (and the bridge's own recoveries) pressed, newest last: nuisance boxes, script-error boxes, discarded save prompts, silent engine halts cleared.",
   "timeoutSeconds": 10
  },
  {
   "example": {},
   "hint": "After success altium_eval / altium_run_command / altium_state go through the agent in milliseconds. Do NOT use altium_run_script while it is up.",
   "input": {
    "waitSec": "int, default 45 - how long to wait for the first heartbeat"
   },
   "longRunning": false,
   "name": "altium_agent_start",
   "output": {
    "alreadyRunning": "bool",
    "generation": "string - AdomAgent_<digest>",
    "install": "object - the rendered script",
    "startedInSec": "float",
    "strayHelpersKilled": "[pid]"
   },
   "pitfalls": [
    "The bootstrap ACTIVATES Altium for a moment (it opens the .PrjScr in the script editor); the bridge hands the user's foreground window back.",
    "no_heartbeat = the engine halted behind a script Error modal: altium_check_dialogs, then altium_agent_recover.",
    "The loop exits by itself 15 s after the last request (while it runs Altium ignores the user's clicks, #27); the next verb restarts it in 2.5-4 s. Call altium_agent_stop when you hand Altium back to the user."
   ],
   "related": [
    "altium_agent_status",
    "altium_agent_stop",
    "altium_agent_recover",
    "altium_eval"
   ],
   "statusVerb": null,
   "summary": "Bootstrap the resident DelphiScript agent inside Altium (renders the script, runs it through the -R lane, waits for the heartbeat). Optional: every agent-backed verb does this on demand.",
   "timeoutSeconds": 120
  },
  {
   "example": {},
   "hint": "Call it when you hand Altium back to the user: while the loop is resident Altium ignores their clicks (it also stops by itself 15 s after the last verb). Needed before altium_run_script (the -R lanes refuse while a loop is resident). altium_close stops every workspace's loop itself. The next agent-backed verb restarts the agent. Clears the 'Adom is driving' taskbar badge.",
   "input": {},
   "longRunning": false,
   "name": "altium_agent_stop",
   "output": {
    "stoppedInSec": "float",
    "wasRunning": "bool"
   },
   "pitfalls": [
    "'the loop did not exit' -> altium_agent_recover.",
    "With several Altiums running pass instance: to stop the right loop."
   ],
   "related": [
    "altium_agent_start",
    "altium_agent_status",
    "altium_run_script",
    "altium_close"
   ],
   "statusVerb": null,
   "summary": "Stop the selected instance's resident agent loop (drops a stop file and waits up to 12 s for the heartbeat to go stale).",
   "timeoutSeconds": 20
  },
  {
   "example": {},
   "hint": "alive with responsive:false = the loop is busy inside a long Altium process: wait, do not start a second agent. Not alive: call the verb you need, it bootstraps.",
   "input": {},
   "longRunning": false,
   "name": "altium_agent_status",
   "output": {
    "alive": "bool - selected instance",
    "heartbeat": "{ageSec, tick, ...} | null",
    "liveWorkspaces": "[{workspace, heartbeatAgeSec}]",
    "residentAnywhere": "bool",
    "responsive": "bool",
    "workspace": "path"
   },
   "pitfalls": [
    "residentAnywhere:true with alive:false is a freeze-on-close hazard: altium_close tears every loop down before the app exits."
   ],
   "related": [
    "altium_agent_start",
    "altium_agent_recover",
    "altium_readiness"
   ],
   "statusVerb": null,
   "summary": "Is the agent loop alive and responsive, in which workspace, and is any loop resident anywhere? Read-only; never starts the agent.",
   "timeoutSeconds": 10
  },
  {
   "example": {
    "reason": "agent_timeout on read_board"
   },
   "hint": "Use after agent_timeout / no_heartbeat / instance_busy, or when Altium sits on AdomAgent_*.pas in its debugger. Then call your verb again: it restarts the agent. Never ask the user to click.",
   "input": {
    "reason": "string - optional, recorded in steps"
   },
   "longRunning": false,
   "name": "altium_agent_recover",
   "output": {
    "steps": "[{reason} | {dialog, pressed} | {editScriptStop, exited, sec} | busy-notice reap]"
   },
   "pitfalls": [
    "A modal orphan (main window disabled, no dialog on screen) answers nothing: recover refuses with altium_modal_orphan instead of firing -R hand-offs that all bounce off 'another instance is busy'. Escape it with altium_close {discardChanges:true}.",
    "It presses OK on EVERY Altium dialog it finds, not only the script Error box: altium_check_dialogs first if a save prompt may be up.",
    "An agent_script_error reply was ALREADY recovered by the bridge (autoRecovered): do not recover again, and do not resend the same command - it will halt again."
   ],
   "related": [
    "altium_check_dialogs",
    "altium_agent_start",
    "altium_dialog_log",
    "altium_selftest_script_error"
   ],
   "statusVerb": null,
   "summary": "Un-halt the script engine: clear the PCB transaction, press OK on open Altium dialogs, send EditScript:Stop, reap the busy notice and delete stale request files.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "prjscr": "C:/scripts/MyTool.PrjScr",
    "proc": "Main"
   },
   "hint": "While the agent is resident use altium_eval / altium_run_command instead (or altium_agent_stop first). Scripts return nothing: have yours write a file and read that.",
   "input": {
    "prjscr": "absolute path to a .PrjScr on this machine (required)",
    "proc": "string, default 'Main'",
    "timeout": "seconds, default 60"
   },
   "longRunning": false,
   "name": "altium_run_script",
   "output": {
    "arg": "string - the -R argument sent",
    "helperSec": "float",
    "modalsPreempted": "[{title, body}] - bridge-caused boxes cleared in flight"
   },
   "pitfalls": [
    "Refused with agent_resident while ANY agent loop is alive: a second script raises 'Another script executing now' on the user's screen.",
    "ONE SHOT: instance_busy means the running instance did not accept the request. Do not retry in a loop; each attempt costs the user a busy notice."
   ],
   "related": [
    "altium_eval",
    "altium_run_command",
    "altium_agent_stop",
    "altium_agent_recover"
   ],
   "statusVerb": null,
   "summary": "One shot: run a procedure of YOUR OWN .PrjScr through Altium's -R command line. Only for when the agent is NOT resident.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "query": "zoom",
    "server": "PCB"
   },
   "hint": "Run a hit with altium_run_command {command, params}; hits[].params shows the Name=Value pairs Altium's own menus pass.",
   "input": {
    "limit": "int, default 50",
    "query": "string - substring over command, captions, descriptions and params",
    "server": "string - e.g. PCB, Sch, WorkspaceManager"
   },
   "longRunning": false,
   "name": "altium_list_commands",
   "output": {
    "count": "int",
    "hits": "[{command, server, captions, shortcuts, params, descriptions}]",
    "servers": "{server: count}",
    "total": "int - distinct commands"
   },
   "pitfalls": [
    "Reads files, not Altium: works with Altium closed but answers host_app_not_installed without an install.",
    "Being listed does not make a process safe: some open a modal that blocks the agent (PCB:DesignRuleCheck - use altium_run_drc)."
   ],
   "related": [
    "altium_run_command",
    "altium_eval"
   ],
   "statusVerb": null,
   "summary": "Search Altium's process-launcher catalog (about 1,100 Server:Command entries parsed from the install's System/*.rcs files) by text and/or server.",
   "timeoutSeconds": 30
  },
  {
   "example": {
    "filePath": "C:/proj/board.PcbDoc"
   },
   "hint": "Then the verb for that document: altium_read_board / altium_read_schematic / altium_list_library. status:in_progress -> poll altium_status or altium_window_info until it is current.",
   "input": {
    "filePath": "absolute Windows path (alias: path)",
    "timeout": "seconds; the wait is capped at 45"
   },
   "longRunning": false,
   "name": "altium_open_document",
   "output": {
    "data": "{path, objectKind, kind, shown: bool, lane}",
    "roundtripMs": "int",
    "status": "'in_progress' when Altium is still opening it",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "Only .PcbDoc .SchDoc .PcbLib .SchLib .OutJob .Pcb3DLib .Prj* .LibPkg .txt .pas .rep are accepted; anything else is refused as unsupported_document (Altium would raise a 'File type not recognised' modal).",
    "success:true with data.shown:false on a non-project means the document did NOT open (this verb does not turn that into an error). In a view-only Altium that is every new document: see view_only_no_author_seat."
   ],
   "related": [
    "altium_activate_document",
    "altium_close_document",
    "altium_state",
    "altium_show_2d_board"
   ],
   "statusVerb": null,
   "summary": "Open a document or project by path through the agent and show it without focusing it. An already-open document is activated, not reloaded.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "filePath": "C:/proj/board.PrjPcb"
   },
   "hint": "Then altium_compile {projectPath} for ERC, or altium_open_document one of its sheets. altium_state lists the project's documents.",
   "input": {
    "filePath": "absolute Windows path (alias: path)",
    "timeout": "seconds; the wait is capped at 45"
   },
   "longRunning": false,
   "name": "altium_open_project",
   "output": {
    "data": "{path, objectKind: 'Project', shown: false, note}",
    "roundtripMs": "int",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "data.shown:false is NORMAL for a project: projects have no document view."
   ],
   "related": [
    "altium_open_document",
    "altium_compile",
    "altium_show_project",
    "altium_state"
   ],
   "statusVerb": null,
   "summary": "Open a project (.PrjPcb / .PrjScr / .PrjMbd / .PrjHar / .LibPkg) by path. Same handler as altium_open_document.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "path": "C:/proj/tof.SchDoc"
   },
   "hint": "altium_save {filePath} first if anything is worth keeping. After re-running altium_place_on_sch / altium_test_board to the same path, close the stale document before altium_show_*.",
   "input": {
    "path": "absolute path of the open document (required)"
   },
   "longRunning": false,
   "name": "altium_close_document",
   "output": {
    "data": "{closed: bool, path} | {closed: false, note: 'not open: <path>'}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Unsaved edits are DISCARDED without a prompt.",
    "success:true with closed:false means the document was not open."
   ],
   "related": [
    "altium_save",
    "altium_open_document",
    "altium_state"
   ],
   "statusVerb": null,
   "summary": "Close ONE open document by path through its document handle. Never saves.",
   "timeoutSeconds": 30
  },
  {
   "example": {
    "path": "C:/proj/board.PcbDoc"
   },
   "hint": "Activate the .PcbDoc, then altium_read_board; activate the .SchDoc, then altium_read_schematic. After a demo or a show_* call, activate the user's own document again.",
   "input": {
    "path": "full path of the document (aliases: document, name)",
    "timeout": "seconds; the wait is capped at 45"
   },
   "longRunning": false,
   "name": "altium_activate_document",
   "output": {
    "data": "{path, objectKind, kind, shown}",
    "lane": "agent",
    "status": "'in_progress' when still opening",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "Needs the FULL path with a supported extension; a bare document name is refused.",
    "It is the same agent 'open': a path that is not open yet gets opened."
   ],
   "related": [
    "altium_open_document",
    "altium_state",
    "altium_read_board",
    "altium_read_schematic"
   ],
   "statusVerb": null,
   "summary": "Make a document current - the quiet lane (one in-process agent call, no cursor, no OS foreground). Board and schematic read verbs act on the CURRENT document.",
   "timeoutSeconds": 60
  },
  {
   "example": {},
   "hint": "Use verbTimes.p90 to choose a timeout for a slow verb on THIS machine, and active[] to see what a long call is doing. Never touches Altium.",
   "input": {},
   "longRunning": false,
   "name": "altium_progress",
   "output": {
    "active": "[progress blocks of phases in flight]",
    "history": "{phase: {warm|cold: {samples, p50, p90}}}",
    "verbTimes": "{verb: {count, p50, p90, max, failures}} - p90 descending, top 40"
   },
   "pitfalls": [],
   "related": [
    "altium_status",
    "altium_describe"
   ],
   "statusVerb": null,
   "summary": "The bridge's timing book: phases in flight right now (percent/ETA blocks ab paints on the taskbar), measured phase history and per-verb run statistics.",
   "timeoutSeconds": 10
  },
  {
   "example": {},
   "hint": "Start here on an unknown board, then altium_review_board for findings or altium_component_data / altium_net_connections for detail.",
   "input": {
    "limit": "int, default 2000",
    "raw": "bool - return the unshaped agent payload",
    "sections": "string csv - optional"
   },
   "longRunning": false,
   "name": "altium_board_summary",
   "output": {
    "roundtripMs": "int",
    "summary": "{board, components, componentsTop, componentsBottom, nets, copperLayersInUse, copperLayersInUseNames, layersWithPrimitives, copperLayersAddressable, rules, rulesEnabled}"
   },
   "pitfalls": [
    "Needs a .PcbDoc current (altium_activate_document).",
    "copperLayersAddressable is what Altium CAN address (top + 30 mid + 16 planes + bottom), not this board's stack: report copperLayersInUse."
   ],
   "related": [
    "altium_read_board",
    "altium_layers_in_use",
    "altium_rules_by_kind",
    "altium_review_board"
   ],
   "statusVerb": null,
   "summary": "One-screen summary of the current board, shaped from one read_board round trip: component counts by side, nets, copper layers actually in use, rule counts.",
   "timeoutSeconds": 120
  },
  {
   "example": {},
   "hint": "Use it to answer 'what clearance/width does this board enforce'. altium_read_rules gives the flat list including disabled rules; altium_run_drc checks the board against them.",
   "input": {
    "limit": "int, default 2000",
    "sections": "string csv - optional"
   },
   "longRunning": false,
   "name": "altium_rules_by_kind",
   "output": {
    "board": "path",
    "roundtripMs": "int",
    "rulesByKind": "{KindName: [{name, kind, enabled, priority, scope1, scope2, comment}]}"
   },
   "pitfalls": [
    "Needs a .PcbDoc current.",
    "Disabled rules are dropped; a rule kind the bridge has no name for appears as 'kind <n>'."
   ],
   "related": [
    "altium_read_rules",
    "altium_run_drc",
    "altium_board_summary"
   ],
   "statusVerb": null,
   "summary": "The current board's ENABLED design rules grouped by rule kind (Clearance, Width, RoutingVias, ...), each group sorted by priority. Shaped from one read_board round trip.",
   "timeoutSeconds": 120
  },
  {
   "example": {},
   "hint": "The honest answer to 'how many layers is this board'. altium_set_layer_visibility {layerId} to isolate one, then altium_show_2d_board for a frame.",
   "input": {
    "limit": "int, default 2000",
    "sections": "string csv - optional"
   },
   "longRunning": false,
   "name": "altium_layers_in_use",
   "output": {
    "board": "path",
    "copperLayersInUse": "[{layerId, name, primitives}]",
    "layersWithPrimitives": "[{layerId, name, primitives}]",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Needs a .PcbDoc current.",
    "A floor, not the stack: an empty inner plane carries no primitives and is invisible here."
   ],
   "related": [
    "altium_board_summary",
    "altium_layers",
    "altium_copper_layers",
    "altium_set_layer_visibility"
   ],
   "statusVerb": null,
   "summary": "Which layers of the current board actually carry primitives: copper layers with copper (densest first) and every layer with anything on it.",
   "timeoutSeconds": 120
  },
  {
   "example": {},
   "hint": "Then altium_cross_check {board, sheet} to compare against the layout, or altium_schematic_data {designator} for one part's pins.",
   "input": {
    "limit": "int, default 500",
    "params": "bool, default true - include component parameters",
    "sections": "string csv, default 'components'"
   },
   "longRunning": false,
   "name": "altium_read_schematic",
   "output": {
    "components": "[{designator, libReference, comment, ...}]",
    "count": "int",
    "designators": "[string]",
    "document": "string",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "The CURRENT sheet only: a hierarchical parent holds sheet symbols, not parts. Read each leaf sheet.",
    "Needs a .SchDoc current; 'no current schematic' -> altium_open_document / altium_show_schematic."
   ],
   "related": [
    "altium_schematic_data",
    "altium_cross_check",
    "altium_show_schematic",
    "altium_activate_document"
   ],
   "statusVerb": null,
   "summary": "Components on the CURRENT schematic sheet (designator, library reference, comment, position, parameters) in one agent round trip.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "board": "C:/proj/board.PcbDoc",
    "sheet": "C:/proj/main.SchDoc"
   },
   "hint": "Pass BOTH paths: with neither, one of the two reads has no current document and the call fails at stage board or sheet. Follow differences with altium_component_data / altium_schematic_data.",
   "input": {
    "board": "path to the .PcbDoc - optional, else the current board",
    "sheet": "path to the .SchDoc - optional, else the current sheet",
    "timeout": "seconds per step, default 45"
   },
   "longRunning": false,
   "name": "altium_cross_check",
   "output": {
    "board": "path",
    "boardComponents": "int",
    "matched": "int",
    "onBoardNotOnSheet": "[designator]",
    "onSheetNotOnBoard": "[designator]",
    "sameProject": "bool | null - same folder",
    "schematicComponents": "int",
    "sheet": "string"
   },
   "pitfalls": [
    "The schematic side is ONE sheet: on a hierarchical design run it per leaf sheet before calling anything missing.",
    "_warning means sheet and board sit in different folders, probably different projects: every difference is then meaningless.",
    "With paths given it leaves the SHEET current; altium_activate_document the board again before board verbs."
   ],
   "related": [
    "altium_read_board",
    "altium_read_schematic",
    "altium_review_board"
   ],
   "statusVerb": null,
   "summary": "Compare one schematic sheet's designators with a board's. Altium holds ONE current document, so the verb activates the board, reads it, then activates the sheet and reads that.",
   "timeoutSeconds": 120
  },
  {
   "example": {},
   "hint": "Then altium_component_data {designator} or altium_component_pins {designator}.",
   "input": {},
   "longRunning": false,
   "name": "altium_list_designators",
   "output": {
    "data": "{count, designators: [string]}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Needs a .PcbDoc current: 'no current PCB board' carries the _hint to open one."
   ],
   "related": [
    "altium_component_data",
    "altium_component_pins",
    "altium_read_board"
   ],
   "statusVerb": null,
   "summary": "Every component designator on the current board.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "designator": "U1"
   },
   "hint": "Then altium_component_pins {designator} for pad-level nets, or altium_footprint_primitives {designator} for the geometry.",
   "input": {
    "designator": "string - optional; omit for every component",
    "limit": "int, default 500"
   },
   "longRunning": false,
   "name": "altium_component_data",
   "output": {
    "data": "{component: {designator, pattern, comment, layerId, bottom, xMil, yMil, rotation, wMil, hMil, pads, nets}} | {count, components: [..]}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Needs a .PcbDoc current.",
    "Units are mils; the designator match ignores case. limit only applies to the all-components form."
   ],
   "related": [
    "altium_list_designators",
    "altium_component_pins",
    "altium_footprint_primitives"
   ],
   "statusVerb": null,
   "summary": "Placement data for one board component, or for all of them: footprint pattern, comment, layer/side, position, rotation, size, pad count and the nets on its pads.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "designator": "U1"
   },
   "hint": "Use pins[].net with altium_net_connections {net} to follow a signal across the board.",
   "input": {
    "designator": "string (required), e.g. U1"
   },
   "longRunning": false,
   "name": "altium_component_pins",
   "output": {
    "data": "{designator, count, pins: [{name, net, xMil, yMil, layerId, wMil, hMil, holeMil}]}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Needs a .PcbDoc current.",
    "holeMil 0 = an SMD pad."
   ],
   "related": [
    "altium_component_data",
    "altium_net_connections",
    "altium_footprint_primitives"
   ],
   "statusVerb": null,
   "summary": "Every pad of one board component with its net, position, layer, size and hole.",
   "timeoutSeconds": 90
  },
  {
   "example": {},
   "hint": "Then altium_net_connections {net} for the pads of one net.",
   "input": {},
   "longRunning": false,
   "name": "altium_list_nets",
   "output": {
    "data": "{count, nets: [{name, pads}]}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Needs a .PcbDoc current.",
    "Pad counts are tallied over pads: a net with no pads on it does not appear."
   ],
   "related": [
    "altium_net_connections",
    "altium_read_board"
   ],
   "statusVerb": null,
   "summary": "Every net on the current board with its pad count.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "net": "GND"
   },
   "hint": "Pass net on anything but a small board. The span string is 'minX,minY,maxX,maxY,pads' in mils: a quick measure of how far a net travels.",
   "input": {
    "limit": "int, default 4000 - caps pads",
    "net": "string - optional net name"
   },
   "longRunning": false,
   "name": "altium_net_connections",
   "output": {
    "data": "{count, pads: [{net, pad: 'U1.3', xMil, yMil}], nets: [{net, minXminYmaxXmaxYpads}]}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Needs a .PcbDoc current.",
    "limit truncates silently: count is what was returned, not what exists."
   ],
   "related": [
    "altium_list_nets",
    "altium_component_pins"
   ],
   "statusVerb": null,
   "summary": "Every pad on the board with its net and owner (Designator.Pad), plus a bounding span and the airline length (minimum spanning tree over its pads, airlineMm) per net. net filters to one net.",
   "timeoutSeconds": 120
  },
  {
   "example": {},
   "hint": "ids feed altium_set_layer_visibility {layerId}. For what is actually used, altium_layers_in_use.",
   "input": {},
   "longRunning": false,
   "name": "altium_layers",
   "output": {
    "data": "{layers: [{name, id, kind, displayed}]}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Needs a .PcbDoc current.",
    "The fixed layer set, not the stackup: thickness and dielectric detail are not read."
   ],
   "related": [
    "altium_copper_layers",
    "altium_layers_in_use",
    "altium_set_layer_visibility"
   ],
   "statusVerb": null,
   "summary": "The current board's layer set with ids, names, kind and whether each is displayed.",
   "timeoutSeconds": 90
  },
  {
   "example": {},
   "hint": "Do not count these as the board's layers: altium_layers_in_use says which carry copper.",
   "input": {},
   "longRunning": false,
   "name": "altium_copper_layers",
   "output": {
    "data": "{layers: [{name, id, kind, displayed}]}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Needs a .PcbDoc current.",
    "A capability list (the same on any board), not the stack in use."
   ],
   "related": [
    "altium_layers",
    "altium_layers_in_use"
   ],
   "statusVerb": null,
   "summary": "Every copper layer Altium can address on the current board (top, mid 1-30, planes 1-16, bottom) with names and visibility.",
   "timeoutSeconds": 90
  },
  {
   "example": {},
   "hint": "Open the board first (altium_show_2d_board). dk1000 is the dielectric constant times 1000 (4200 = 4.2).",
   "input": {},
   "longRunning": false,
   "name": "altium_layer_stack",
   "output": {
    "data": "{copperLayers, totalUm, layers: [{name, copperUm, dielectricUm (the dielectric BELOW this layer), dk1000 (dielectric constant x 1000), material}]}"
   },
   "pitfalls": [
    "Solder mask and overlay layers are not part of this list; the copper and the dielectric under each are."
   ],
   "related": [
    "altium_layers",
    "altium_copper_layers",
    "altium_read_rules"
   ],
   "statusVerb": null,
   "summary": "The CURRENT board's stack-up: copper layers in order with copper thickness and the dielectric under each (height, constant, material), and the total thickness. For impedance, current capacity and fab quotes.",
   "timeoutSeconds": 60
  },
  {
   "example": {},
   "hint": "altium_rules_by_kind groups the enabled ones under readable kind names; altium_run_drc checks the board against them.",
   "input": {},
   "longRunning": false,
   "name": "altium_read_rules",
   "output": {
    "data": "{count, rules: [{name, kind: int, enabled, priority, scope1, scope2, comment, descriptor}]}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Needs a .PcbDoc current.",
    "kind is Altium's TRuleKind ORDINAL; the values are in descriptor, as Altium words them."
   ],
   "related": [
    "altium_rules_by_kind",
    "altium_run_drc"
   ],
   "statusVerb": null,
   "summary": "Every design rule on the current board, flat, disabled ones included: name, kind ordinal, enabled, priority, both scope expressions, comment, and Altium's descriptor with the rule's VALUES (e.g. 'Clearance Constraint (Gap=6mil) (All),(All)').",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "displayed": false,
    "layerId": 1
   },
   "hint": "Then altium_show_2d_board {filePath} for a frame of the result. Restore what you hid: visibility is view state the user keeps seeing.",
   "input": {
    "displayed": "bool, default true",
    "layerId": "int (required) - an id from altium_layers"
   },
   "longRunning": false,
   "name": "altium_set_layer_visibility",
   "output": {
    "data": "{layerId, name, displayed}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Needs a .PcbDoc current.",
    "Only pass ids that altium_layers returned: the id is not range-checked before the layer object is read."
   ],
   "related": [
    "altium_layers",
    "altium_layers_in_use",
    "altium_show_2d_board"
   ],
   "statusVerb": null,
   "summary": "Show or hide one layer of the current board (by layer id) and refresh the view and the layer tabs.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "expectPath": "C:/designs/buck/buck.PcbDoc"
   },
   "hint": "Layers use KiCad names (F.Cu, B.Cu, In<n>.Cu; *.Cu = a multi-layer pad) with Altium's layerId alongside. Coordinates are Altium's own frame (y up), in mm. This is the read AI Flow's Altium lane calls before and after every edit.",
   "input": {
    "expectPath": "string (optional) - refuse with wrong_board unless this .PcbDoc is the current board"
   },
   "longRunning": false,
   "name": "altium_routing_state",
   "output": {
    "altiumRatsnest": "int - Altium's own count",
    "boardId": "string (the .PcbDoc path)",
    "components": "[{ref, x, y, rotation, side, pattern}]",
    "counts": "{tracks, arcs, vias, pads, components, polygons, nets}",
    "isolatedCopper": "[{net, layer, at{x,y}}] - pours that touch nothing else of their net: not counted in unconnected",
    "outline": "[[x,y]]",
    "pads": "[{ref, name, x, y, sizeX, sizeY, rotation, layer, drill, net}]",
    "polygons": "[{net, layer, points[[x,y]]}]",
    "revision": "string - pass as expectedRevision to the edit verbs",
    "splitNets": "[{net, groups}]",
    "tracks": "[{start{x,y}, end{x,y}, width, layer, net}]",
    "unconnected": "int - connections still to make, from the copper",
    "vias": "[{position{x,y}, size, drill, layers[2], net}]"
   },
   "pitfalls": [
    "Needs a .PcbDoc current (altium_show_2d_board {filePath}).",
    "Footprint-internal tracks and arcs are left out; only free copper is listed.",
    "unconnected is computed from the copper (Altium's ratsnest skips parts off the board; its count rides along as altiumRatsnest). A pour that reaches nothing else of its net is listed under isolatedCopper and not counted. Re-read after an edit for a fresh count."
   ],
   "related": [
    "altium_read_board",
    "altium_net_connections",
    "altium_footprint_primitives"
   ],
   "statusVerb": null,
   "summary": "The WHOLE current board as data, in mm: tracks, arcs, vias, pads (with owner and net), components (ref, x, y, rotation, side), polygon pours, the outline, the unrouted (ratsnest) count, and a revision hash.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "net": "VOUT",
    "paths": [
     [
      {
       "pad": "L1.2"
      },
      [
       120.0,
       90.0
      ],
      {
       "pad": "C6.1"
      }
     ]
    ],
    "width": 0.5
   },
   "hint": "Coordinates are mm in Altium's frame, the same as altium_routing_state. There is no clearance check here yet: run your own DRC (AI Flow's gate) or altium_run_drc after.",
   "input": {
    "boardId": "string (optional) - refused with board_mismatch unless this is the current board",
    "expectPath": "string (optional)",
    "expectedRevision": "string (optional) - the revision you last read; refused with stale_board if the board changed",
    "layer": "F.Cu|B.Cu|In<n>.Cu or an Altium layer id (default F.Cu)",
    "net": "string (required)",
    "paths": "[[waypoint,...]] - a waypoint is [x,y], {x,y,layer} or {pad:\"U1.3\"}",
    "viaDrill": "mm (default 0.3)",
    "viaSize": "mm (default 0.6)",
    "width": "mm (default 0.25)"
   },
   "longRunning": false,
   "name": "altium_route_net",
   "output": {
    "applied": "int",
    "counts": "{tracks, vias, ...}",
    "failed": "int",
    "results": "[ok|err:...] per segment/via",
    "revision": "string - the board after the edit",
    "state": "the full altium_routing_state after",
    "unconnected": "int"
   },
   "pitfalls": [
    "Needs the board current.",
    "A net name must already exist on the board (nets come from the schematic / pads)."
   ],
   "related": [
    "altium_routing_state",
    "altium_place_vias",
    "altium_remove_items",
    "altium_ripup_nets"
   ],
   "statusVerb": null,
   "summary": "Route one net as tracks, segment by segment; a waypoint on another layer drops a via there. One undo step, read back.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "from": "U1.8",
    "gridMm": 0.25,
    "net": "N1",
    "to": "U2.1"
   },
   "hint": "A plan changes nothing: read it, then call again with apply:true, or pass routeNet to altium_route_net yourself. Pours are not obstacles: repour after. The path is orthogonal on the grid: a 0.5 mm pitch part needs gridMm 0.1 to escape its pads. found:false says why (no room at this grid and clearance, or the search bound).",
   "input": {
    "allowVias": "bool, default true",
    "apply": "bool, default false - route it with altium_route_net, guarded by the revision it was planned on",
    "avoidPours": "true keeps out of every other net's pour, [net] out of those nets' pours only; default false (a route may cross them, crossesPours names each)",
    "clearanceMm": "only raises the board's rule",
    "edgeClearanceMm": "mm from the outline",
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "from": "Ref.Pad (required), e.g. U1.3",
    "gridMm": "search grid, default 0.5; 0.1 for fine-pitch pads",
    "layers": "[F.Cu, B.Cu, In<n>.Cu] - default F.Cu and B.Cu",
    "maxNodes": "search bound, default 50000",
    "net": "string (required)",
    "pourCost": "number, default 0 - each mm inside another net's pour costs 1 + pourCost mm: a preference, not a wall",
    "smooth": "bool, default true - straighten the grid path into straight and 45-degree runs with the same clearance; false keeps the grid path",
    "to": "Ref.Pad (required)",
    "viaDrillMm": "mm, default the Routing Via rule, else 0.3",
    "viaSizeMm": "mm, default the board's Routing Via rule, else 0.6",
    "widthMm": "track width, default the board's Width rule (Preferred), else 0.25"
   },
   "longRunning": false,
   "name": "altium_plan_route",
   "output": {
    "applied": "{success, applied, failed, unconnected} - with apply",
    "crossesPours": "[the other nets' pours the route runs through: check after the repour that none split]",
    "engine": "string",
    "found": "bool",
    "lengthMm": "float",
    "reason": "string - why no path, when found is false",
    "revision": "string - pass as expectedRevision",
    "routeNet": "altium_route_net's own arguments {net, layer, width, viaSize, viaDrill, paths}",
    "viaAt": "[[x, y]]",
    "vias": "int"
   },
   "pitfalls": [
    "Pours are ignored: a route through a pour's area cuts it until the repour.",
    "A coarse grid misses paths between fine-pitch pads: try gridMm 0.1 before giving up."
   ],
   "related": [
    "altium_route_net",
    "altium_routing_state",
    "altium_repour",
    "altium_routing_drc",
    "altium_route_pair"
   ],
   "statusVerb": null,
   "summary": "Find a path for one net between two pads, clear of other nets' copper by the board's clearance rule, on the copper layers you allow, with vias between them (the standard's shared planner). A plan: apply:true routes it.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "ic": "U1"
   },
   "hint": "A plan changes nothing: read placements, leftOut and validation, then call again with apply:true (or pass moveArgs to altium_move_parts). The tracks to the caps' old spots stay: rip up and route again (altium_plan_route), then repour. Name caps to place one the default set left out.",
   "input": {
    "apply": "bool, default false - move them with altium_move_parts, guarded by the revision planned on",
    "caps": "[designator] - optional; default every cap between one of the IC's power nets and ground, leaving out signal caps (a crystal's load caps) and caps nearer another IC on the same supply",
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "gapMm": "mm outside the IC's box, default 0.3",
    "ic": "the IC's designator (required), e.g. U1"
   },
   "longRunning": false,
   "name": "altium_place_decoupling",
   "output": {
    "applied": "{success, applied, failed, mismatches} - with apply",
    "engine": "string",
    "leftOut": "[{cap, reason: signal_net | nearer_another_ic}]",
    "moveArgs": "altium_move_parts' own arguments {parts, expectedRevision}",
    "placements": "[{cap, net, pin, side, x, y, rotation, powerPad, padToPinMm, slidMm, from}]",
    "skipped": "[{cap, reason: other_side | no_shared_power_net | no_free_spot}]",
    "validation": "placement_check on the moved board, what concerns the caps"
   },
   "pitfalls": [
    "Boxes are pads plus 3D bodies: Altium courtyards are not read.",
    "A cap on the other side from the IC is skipped (other_side): flip it first if it should move."
   ],
   "related": [
    "altium_move_parts",
    "altium_placement_check",
    "altium_plan_route",
    "altium_ripup_nets",
    "altium_repour",
    "altium_check_clearance"
   ],
   "statusVerb": null,
   "summary": "Put an IC's decoupling caps beside the power pins they serve: each cap just outside the IC, power pad facing its pin, lined up with it, sliding along the side when the spot is taken (the standard's shared planner). A plan checked with placement_check; apply:true moves them.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "ref": "U3"
   },
   "hint": "A plan changes nothing: read conflicts first. apply:true routes every call (each one undo step) and refuses while conflicts are listed. Tracks and pours are not checked: repour and run altium_routing_drc after. Via-in-pad needs filled and capped vias: tell the user first.",
   "input": {
    "apply": "bool, default false - route every call as one undo step, guarded by the revision planned on; refused while conflicts are listed",
    "clearanceMm": "to other nets' pads",
    "escapeLayer": "copper layer the vias reach (default the first inner layer, else the other side)",
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "includeRouted": "bool, default false - plan pins their net already reaches too",
    "pitchMm": "override the measured pitch",
    "ref": "the package's designator (required)",
    "stubMm": "stub length",
    "style": "dogbone | via_in_pad (BGA)",
    "surfaceOuterRing": "bool (BGA): the outer ring escapes on the surface",
    "viaDrillMm": "via drill",
    "viaMm": "via diameter",
    "viaPerimeter": "bool: a via at the end of every perimeter stub",
    "widthMm": "stub width"
   },
   "longRunning": false,
   "name": "altium_plan_fanout",
   "output": {
    "applied": "{success, applied, failed, calls} - with apply: every call as one undo step",
    "callCount": "int",
    "calls": "[altium_route_net arguments], one per net",
    "conflicts": "[vias or stubs closer than clearanceMm to another net's pad, track, arc or via]",
    "crossesPours": "[pours the stubs run into]",
    "engine": "string",
    "escapeLayer": "string",
    "minViaToPadMm": "float",
    "package": "bga | perimeter",
    "pads": "[{pad, net, action, why?}] - action skip with why \"already routed\" for pins their net already reaches (includeRouted plans them)",
    "pitchMm": "float",
    "revision": "string",
    "viaCount": "int",
    "warnings": "[string]"
   },
   "pitfalls": [
    "Repour before DRC: a hatched pour's net-less pieces re-pour round the new copper only on the repour.",
    "Via in pad (style via_in_pad) costs filled, capped vias at the fab."
   ],
   "related": [
    "altium_route_net",
    "altium_plan_route",
    "altium_routing_state",
    "altium_repour",
    "altium_routing_drc",
    "altium_layer_stack"
   ],
   "statusVerb": null,
   "summary": "Plan a BGA's or a QFN/QFP's escape (the standard's shared planner): the outer ring on the surface and a dogbone via (or via in pad) for each inner ball, an outward stub per perimeter pad (with a via for ground or viaPerimeter), a via grid in an exposed pad. route_net calls, one per net, each via and stub measured against other nets' pads. apply:true routes them.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "quantities": [
     5,
     30
    ]
   },
   "hint": "No rates are built in, so none can go stale: read the fab's current prices from its page, pass them as prices with the date read, and the reply prices the quantities from them. altium_fab_check compares the same numbers with a fab's limits. altium_jlcpcb_order makes the order files.",
   "input": {
    "assembly": "bool, default false",
    "basicParts": "int: parts the assembler stocks as basic",
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "prices": "a price record {vendor, url, read, currency, pcb: [{layers, setup, perM2, promo?}], thickness?, assembly?, excludes?} read from the fab's page with its date; without one the reply is the numbers only",
    "quantities": "[int], default [5, 10, 30, 100]"
   },
   "longRunning": false,
   "name": "altium_estimate_cost",
   "output": {
    "board": "{widthMm, heightMm, areaMm2, layers, thicknessMm, minTrackMm, minGapMm, minDrillMm, holes, vias, smdParts, thtParts, smdJoints, thtJoints, uniqueParts, assemblySides}",
    "engine": "string",
    "notes": "[string]",
    "prices": "[{quantity, ...}] - only with a price record",
    "rough": "bool",
    "source": "{name, url, read} of the record"
   },
   "pitfalls": [
    "A rough estimate only: get a real quote before ordering."
   ],
   "related": [
    "altium_fab_check",
    "altium_jlcpcb_order",
    "altium_layer_stack",
    "altium_board_report"
   ],
   "statusVerb": null,
   "summary": "The numbers a fab quote needs (size, copper layers, thickness, smallest track, gap and drill, holes, parts and joints) from the board, and a rough price table at the quantities asked when you pass a price record read from the fab's own page (the standard's shared estimator; it has no rates of its own).",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "analysis": {
     "points": 20,
     "start": 10,
     "stop": 1000000.0,
     "sweep": "dec",
     "type": "ac"
    },
    "probes": [
     {
      "net": "OUT"
     }
    ],
    "schematic": "C:/proj/Filter.SchDoc"
   },
   "hint": "With analysis, the project's documents are closed, the analysis is written into its .simcfg (for this sheet and the project) and the project is reopened: Altium reads the file only on opening. Unsaved documents of that project refuse it (unsaved_changes). AC y is in dB with phase beside it. Every part needs a simulation model (Altium's generic R, C, L, sources and the models of its simulation libraries).",
   "input": {
    "analysis": "{type: op} | {type: dc, source: V1, start, stop, step} | {type: ac, sweep: dec|oct|lin, points, start, stop} (Hz) | {type: tran, step, stop, start?} (s) | {type: noise, source: V9 (the input source), output: OUT (a net), reference?: 0, sweep?, points?, start, stop} (Hz: onoise/inoise spectra in V/rtHz and their totals); omitted: the analyses the design carries. {type: raw} is refused (not_supported): Altium netlists the schematic itself",
    "monteCarlo": "{runs (1-100), distribution?: gauss|uniform, seed?, tolerances?: {resistor, capacitor, inductor, transistor, dcSource, digital} in percent}: the analysis again with every part drawn within its tolerance; each run its own signal (v(out)_m1 ...) with the drawn values in step",
    "points": "int, default 200: a ceiling per signal (the first, last and extreme points are kept)",
    "probes": "[{net: OUT} | {current: R3} | {signal: \"v(out)\"}]; with an analysis they become the signals the run keeps; omitted: the signals the design's own simulation setup keeps (an operating point keeps every node and current)",
    "schematic": "the .SchDoc to simulate (filePath works too); it must belong to a .PrjPcb beside it",
    "sweep": "{parameter: C6 (a part's value) or a sheet parameter, start, stop, step, scale?: lin|dec|oct}: the analysis again for each value (step is the increment for lin, points per decade or octave for dec and oct); 50 runs at most",
    "temperatures": "{start, stop, step} in degrees C: the analysis again at each temperature"
   },
   "longRunning": false,
   "name": "altium_simulate",
   "output": {
    "available": "[every signal of the run]",
    "engine": "string",
    "missing": "[probes the run did not have]",
    "netlist": "path of the .nsx it ran",
    "notSimulated": "[parts the netlister left out: no simulation model]",
    "results": "path of Altium's .sdf",
    "signals": "[{signal, analysis, x, y, xUnit, yUnit, phase? (AC, degrees unwrapped), step? (a sweep step, e.g. C6 = 1e-10)}]: in a sweep each run is its own signal (v(out)_p1, v(out)_p2 ...)"
   },
   "pitfalls": [
    "A part with no simulation model stops the netlister: simulation_failed, and Altium's Messages name it.",
    "The run also opens Altium's results document; it is saved beside the project (Simulation folder) and closed."
   ],
   "related": [
    "altium_export_spice",
    "altium_compile",
    "altium_open_project"
   ],
   "statusVerb": null,
   "summary": "Run a circuit simulation of a schematic sheet in Altium's mixed-signal simulator (Advanced Sim) and return the signals as data: an operating point, a DC sweep, an AC sweep or a transient, as the standard's simulate gives them.",
   "timeoutSeconds": 900
  },
  {
   "example": {
    "outputPath": "C:/proj/Filter.cir",
    "schematic": "C:/proj/Filter.SchDoc"
   },
   "hint": "Altium writes this netlist only as part of a run, so the sheet is simulated too (its results land in the project's Simulation folder). Models come inline (.model, .subckt) or as includes. elements are exact; analyses are the lines Altium wrote, which can lag a sheet's newest settings by a run (measured: a transient ran while the file still read its earlier .AC): altium_simulate reports the analysis that ran.",
   "input": {
    "outputPath": "optional: copy the netlist here",
    "schematic": "the .SchDoc (filePath works too); it must belong to a .PrjPcb beside it"
   },
   "longRunning": false,
   "name": "altium_export_spice",
   "output": {
    "analyses": "[.AC / .TRAN / .DC / .OP lines]",
    "elements": "[element lines]",
    "format": "string",
    "includes": "[.INCLUDE / .LIB lines]",
    "path": "the netlist"
   },
   "pitfalls": [
    "A part with no simulation model stops the netlister: export_failed."
   ],
   "related": [
    "altium_simulate"
   ],
   "statusVerb": null,
   "summary": "The schematic's SPICE netlist from Altium's mixed-signal simulator (the .nsx its Mixed Sim output writes): elements, analyses, models.",
   "timeoutSeconds": 900
  },
  {
   "example": {
    "filePath": "C:/proj/Board.PcbDoc",
    "refs": [
     "U1"
    ]
   },
   "hint": "Plan first: each differing part's diff names the pads added, removed or changed (moved, resized, reshaped, redrilled, surface or through-hole) and a 3D body count that differs. apply:true replaces every differing part and reads them back: each must sit where it did and match its library. Save with altium_save.",
   "input": {
    "apply": "bool, default false: a plan; true replaces every differing footprint",
    "expectedRevision": "string: refuse with stale_board if the board changed since the plan",
    "filePath": "the .PcbDoc (required)",
    "libraries": "[.PcbLib]: several",
    "libraryPath": "a .PcbLib to take footprints from (default: the .PcbLibs the board's project lists; a part's own source library first)",
    "refs": "[\"U1\"] (default every footprint)"
   },
   "longRunning": false,
   "name": "altium_update_footprints_from_library",
   "output": {
    "differs": "int",
    "footprints": "[{ref, footprint, library, status: up_to_date | differs | library_not_found, diff?: {padsAdded, padsRemoved, padsChanged: [{pad, changes}], bodies3d?}, why?}]",
    "mutated": "bool",
    "plan": "bool",
    "problems": "[read-back problems] (apply)",
    "replaced": "[{ref, replaced, netsKept, netsBefore}] (apply)",
    "revision": "string"
   },
   "pitfalls": [
    "A pad new in the library has no net, and a removed pad's net goes with it: read padsAdded and padsRemoved before apply.",
    "Tracks are not moved to follow pads that moved: run altium_routing_drc after."
   ],
   "related": [
    "altium_edit_footprint",
    "altium_footprint_from_land_pattern",
    "altium_swap_footprint",
    "altium_routing_drc",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Compare each placed footprint with its library's current one and, with apply:true, replace the ones that differ, keeping where the part sits (position, rotation, side), its designator and comment, its pad nets by pad number and its schematic link. KiCad's verb of the same name.",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "filePath": "C:/proj/Main.SchDoc",
    "ops": [
     {
      "at": [
       100,
       80
      ],
      "designator": "R9",
      "libReference": "RES",
      "op": "sch_place_part"
     },
     {
      "op": "sch_connect_pins",
      "pairs": [
       {
        "from": "R9.1",
        "to": "U1.3"
       }
      ]
     }
    ]
   },
   "hint": "A part placed in op 0 can be wired in op 1. A failing op takes the batch back (errorCode op_failed, restored true); if Undo cannot bring the sheet back, errorCode partial says which ops ran. The sheet is left unsaved: altium_save keeps it.",
   "input": {
    "dryRun": "bool: check every op and answer the plan, change nothing",
    "erc": "bool, default true: compile before and after for ercBefore / ercAfter (false skips both)",
    "filePath": "the .SchDoc (required; sheet accepted)",
    "ops": "[{op: sch_place_part | sch_connect_pins | sch_connect | sch_edit | sch_edit_label | sch_junction | sch_bus | sch_bus_entry | sch_connect_to_bus | sch_text | sch_delete_wire | sch_split_wire | sch_move_region | sch_reset_fields | sch_update_from_library | sch_swap_part | sch_fix_connectivity | annotate, ...that verb's arguments}] (required)",
    "projectPath": "the .PrjPcb (default the project beside the sheet that lists it)"
   },
   "longRunning": false,
   "name": "altium_sch_batch",
   "output": {
    "ercAfter": "and after",
    "ercBefore": "{class: n} the sheet's Messages before",
    "failedOp": "the index of the op that failed",
    "mutated": "bool",
    "restored": "bool: the sheet is as it was before the batch",
    "results": "[{op, output}] in order",
    "undoSteps": "int"
   },
   "pitfalls": [
    "Altium edits the open sheet: the batch is one Undo step per op, not one for the whole batch.",
    "An op naming another sheet is refused: a batch edits one sheet."
   ],
   "related": [
    "altium_sch_place_part",
    "altium_sch_connect_pins",
    "altium_build_schematic",
    "altium_run_erc",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Apply a list of schematic edits to one sheet in order, all or nothing: each op is a schematic verb with its own arguments, seeing the sheet as the earlier ops left it. When one fails, Altium's Undo takes back the ops already applied and the sheet is checked back to where it was.",
   "timeoutSeconds": 900
  },
  {
   "example": {
    "errorsOnly": true,
    "sinceOffset": 0
   },
   "hint": "Carry next from call to call. The panel empties on every compile, so each call captures what is new into the bridge's own file and offsets are bytes of that file: they stay valid across compiles and restarts.",
   "input": {
    "errorsOnly": "bool: only errors and warnings",
    "maxBytes": "int, default 200000",
    "sinceOffset": "int, default 0: where the last call stopped (its next)"
   },
   "longRunning": false,
   "name": "altium_log_tail",
   "output": {
    "entries": "[{level: error | warning | info, text, source: messages | <log file>, class?, document?, at}] oldest first",
    "next": "the offset to pass next time",
    "sources": "{messagesPanel, logFiles, captured}",
    "truncated": "bool"
   },
   "pitfalls": [
    "The Messages panel is read only while the agent is resident; with Altium closed only its log files are read.",
    "Dialogs the bridge answered are in altium_dialog_log, not here."
   ],
   "related": [
    "altium_dialog_log",
    "altium_compile",
    "altium_run_drc",
    "altium_diagnostics"
   ],
   "statusVerb": null,
   "summary": "What Altium said about itself since an offset: its Messages panel (compile, ERC, DRC and script messages) and its own log files, so a verb that looks successful while Altium complains is caught.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "limit": 10
   },
   "hint": "p90 is the headline: a p50 of 15 s beside a p90 of 400 s is two code paths under one name. failures counts runs that answered success:false.",
   "input": {
    "limit": "int, default 40: how many verbs"
   },
   "longRunning": false,
   "name": "altium_verb_times",
   "output": {
    "log": "the log file",
    "since": "Unix seconds: when the log starts",
    "verbs": "[{verb, count, p50Sec, p90Sec, maxSec, lastSec, failures}]"
   },
   "pitfalls": [
    "Times are this machine's: a slower box or a bigger board moves them."
   ],
   "related": [
    "altium_diagnostics",
    "altium_progress"
   ],
   "statusVerb": null,
   "summary": "Measured run times of this bridge's verbs on this machine: per verb the count, p50, p90, max, last and failures, from its own run log, slowest p90 first.",
   "timeoutSeconds": 15
  },
  {
   "example": {},
   "hint": "The bridge host may run it after an install or update; running it again changes nothing that is already done.",
   "input": {},
   "longRunning": false,
   "name": "altium_prewarm",
   "output": {
    "ready": "bool",
    "running": "bool",
    "steps": "[{step: detect | agent_files | first_run_dialogs | agent, done, skipped?, why?}]"
   },
   "pitfalls": [
    "With Altium closed it only detects and writes the agent: the first verb that needs Altium still launches it."
   ],
   "related": [
    "altium_readiness",
    "altium_agent_start",
    "altium_launch"
   ],
   "statusVerb": null,
   "summary": "Get this machine ready for a fast first call: find the install, write the agent's script, and with Altium running answer its first-run boxes and make the agent resident. Idempotent; never opens a document or launches Altium.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "filePath": "C:/proj/Board.PcbDoc",
    "side": "top"
   },
   "hint": "The picture is of the board as saved in its project. One call per side for a review.",
   "input": {
    "filePath": "the .PcbDoc (required)",
    "outputDir": "folder",
    "side": "top | bottom (left, right, front and back are refused: Altium's 3D print looks straight down or up)",
    "width": "px, default 1600"
   },
   "longRunning": false,
   "name": "altium_render_board",
   "output": {
    "height": "px",
    "optionsNotApplied": "[the standard's options Altium has no way to apply: height, quality, background, zoom, perspective, format, refs, marginMm, rotate]",
    "path": "the PNG",
    "width": "px"
   },
   "pitfalls": [
    "Parts with no 3D body show as bare pads (altium_bodies lists them).",
    "No framing on parts and no turned view: altium_show_3d_board opens a window for that."
   ],
   "related": [
    "altium_render_board_3d",
    "altium_show_3d_board",
    "altium_render_board_layers"
   ],
   "statusVerb": null,
   "summary": "A rendered 3D picture of a board from the top or bottom, by Altium's own 3D print with no window (render_board_3d under the standard's name).",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "fab": "jlcpcb",
    "filePath": "C:/proj/Board.PcbDoc"
   },
   "hint": "Pair it with altium_bom (JLCPCB BOM) and the Gerbers for an assembly order; altium_export_manufacturing writes all three from an OutJob. Read: nothing on the board changes.",
   "input": {
    "excludeDnp": "bool, default true: leave out parts not fitted in the variant",
    "fab": "jlcpcb: also write JLCPCB's CPL columns",
    "filePath": "the .PcbDoc (required)",
    "format": "csv | ascii (default csv); gerber is refused: Altium writes no Gerber placement file",
    "outputDir": "folder (default 'Pick Place' beside the board)",
    "projectPath": "the .PrjPcb (default the project beside the board that lists it)",
    "side": "both | front | back, default both",
    "smdOnly": "bool: leave out parts with a plated hole",
    "units": "mm | in, default mm",
    "variant": "the project variant whose not-fitted parts are left out (Altium marks DNP per variant)"
   },
   "longRunning": false,
   "name": "altium_export_pos",
   "output": {
    "excluded": "{dnp: [ref], throughHole: [ref]}",
    "files": "[path]",
    "parts": "{front, back, total}",
    "variant": "the variant used or null"
   },
   "pitfalls": [
    "Rotations follow Altium's convention: a fab may turn some packages; check its preview.",
    "DNP is per variant in Altium: with no variant every part is fitted."
   ],
   "related": [
    "altium_export_manufacturing",
    "altium_bom",
    "altium_assembly_check",
    "altium_jlcpcb_order"
   ],
   "statusVerb": null,
   "summary": "The board's pick-and-place (component position, CPL) file: each part's reference point from the board origin, its rotation and side, as Altium's Pick Place output gives them; optionally JLCPCB's CPL beside it.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "libraryPath": "C:/lib/Parts.SchLib"
   },
   "hint": "Rules: no_pads, zero_size_pad, unnumbered_pad, duplicate_pad_number, no_courtyard (Mechanical 15), no_silkscreen, no_3d_body, origin_off_part, no_description; no_pins, unnumbered_pin, duplicate_pin_number, no_part_number, no_footprint, footprint_not_found, pin_without_pad, pad_without_pin. Read-only.",
   "input": {
    "footprintLibraries": "[.PcbLib] for a SchLib: where the linked footprints are (default the .PcbLibs in the SchLib's folder); footprintLibrary for one",
    "libraryPath": "the .PcbLib or .SchLib (required; filePath accepted too)",
    "names": "[name] (default every footprint or symbol)"
   },
   "longRunning": false,
   "name": "altium_lint_library",
   "output": {
    "checked": "int",
    "errors": "int",
    "findings": "[{name, kind: footprint|symbol, rule, severity: error|warning|info, detail}]",
    "footprintLibraries": "[path] (SchLib)",
    "infos": "int",
    "ok": "bool: no errors and every item read",
    "unread": "[{name, error}]",
    "warnings": "int"
   },
   "pitfalls": [
    "Each item is one read (about half a second): a library of hundreds takes minutes; names picks a few.",
    "duplicate_pad_number is right for one pin on several pads (a thermal pad): it is a warning, not an error."
   ],
   "related": [
    "altium_read_footprint",
    "altium_read_symbol",
    "altium_edit_footprint",
    "altium_pin_pad_check",
    "altium_list_library"
   ],
   "statusVerb": null,
   "summary": "Check a .PcbLib or .SchLib before it ships: footprints without pads, courtyard, silkscreen or 3D body, with duplicate or missing pad numbers, an origin off the part or no description; symbols without pins or a footprint, with duplicate pin numbers or no part number, and pins that no pad of the linked footprint answers. KiCad's verb of the same name (KiCad's checks that the file parses; an Altium library always does, so this one checks what is in it).",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "parts": [
     {
      "ref": "U1",
      "rotation": 90,
      "x": 112.0,
      "y": 92.0
     }
    ]
   },
   "hint": "Rotation is absolute, not a delta. A part flipped to the bottom is mirrored by Altium; give the rotation you want as seen from the top.",
   "input": {
    "boardId": "string (optional) - refused with board_mismatch unless this is the current board",
    "expectPath": "string (optional)",
    "expectedRevision": "string (optional) - the revision you last read; refused with stale_board if the board changed",
    "parts": "[{ref, x, y, rotation, side?: top|bottom, flip?: bool}] - mm and degrees, Altium's frame; or {ref, dx, dy} to move by an offset; rotation and side kept when left out"
   },
   "longRunning": false,
   "name": "altium_move_parts",
   "output": {
    "mismatches": "[{ref, asked, got}] when a part did not land where asked (errorCode readback_mismatch)",
    "results": "[ok|err:...]",
    "revision": "string"
   },
   "pitfalls": [
    "Flipping a part leaves its tracks where they were: they no longer reach its pads on the other side. Re-route after a flip."
   ],
   "related": [
    "altium_routing_state",
    "altium_route_net"
   ],
   "statusVerb": null,
   "summary": "Move, rotate and flip placed components (side top or bottom; flip:true turns a part over); each part is read back to 0.001 mm, the exact rotation and its side. One undo step.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "vias": [
     {
      "drill": 0.3,
      "net": "GND",
      "size": 0.6,
      "x": 110.0,
      "y": 90.0
     }
    ]
   },
   "hint": "Through vias, top to bottom, on the named net. Heatsink vias under a pad: place them here, then pour or route to them.",
   "input": {
    "boardId": "string (optional) - refused with board_mismatch unless this is the current board",
    "expectPath": "string (optional)",
    "expectedRevision": "string (optional) - the revision you last read; refused with stale_board if the board changed",
    "vias": "[{net, x, y, size, drill}] - mm"
   },
   "longRunning": false,
   "name": "altium_place_vias",
   "output": {
    "counts": "{vias, ...}",
    "results": "[ok|err:...]",
    "revision": "string"
   },
   "pitfalls": [],
   "related": [
    "altium_route_net",
    "altium_routing_state"
   ],
   "statusVerb": null,
   "summary": "Place vias (through, top to bottom). One undo step, read back.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "vias": [
     {
      "x": 110.0,
      "y": 90.0
     }
    ]
   },
   "hint": "Undo a bad segment or via without touching the rest of the net; altium_ripup_nets clears a whole net.",
   "input": {
    "boardId": "string (optional) - refused with board_mismatch unless this is the current board",
    "expectPath": "string (optional)",
    "expectedRevision": "string (optional) - the revision you last read; refused with stale_board if the board changed",
    "tracks": "[{start{x,y}, end{x,y}, layer}]",
    "vias": "[{position{x,y}}] or [{x,y}]"
   },
   "longRunning": false,
   "name": "altium_remove_items",
   "output": {
    "results": "[ok|err:not found]",
    "revision": "string"
   },
   "pitfalls": [
    "Matching is exact to the internal unit: pass the coordinates you read, not rounded ones."
   ],
   "related": [
    "altium_ripup_nets",
    "altium_routing_state"
   ],
   "statusVerb": null,
   "summary": "Delete specific free tracks and vias, given exactly as altium_routing_state returned them. One undo step.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "nets": [
     "SW",
     "VOUT"
    ]
   },
   "hint": "Pours are not touched.",
   "input": {
    "boardId": "string (optional) - refused with board_mismatch unless this is the current board",
    "expectPath": "string (optional)",
    "expectedRevision": "string (optional) - the revision you last read; refused with stale_board if the board changed",
    "nets": "[string]"
   },
   "longRunning": false,
   "name": "altium_ripup_nets",
   "output": {
    "results": "[ok:<deleted count>]",
    "revision": "string"
   },
   "pitfalls": [],
   "related": [
    "altium_remove_items",
    "altium_route_net"
   ],
   "statusVerb": null,
   "summary": "Delete every free track, arc and via on each named net. One undo step.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "cutouts": [
     {
      "layer": "F.Cu",
      "name": "Kelvin tap",
      "points": [
       [
        20,
        2
       ],
       [
        22,
        2
       ],
       [
        22,
        4
       ],
       [
        20,
        4
       ]
      ]
     }
    ],
    "pours": [
     {
      "connect": "relief",
      "layer": "B.Cu",
      "net": "GND",
      "points": [
       [
        0,
        0
       ],
       [
        28,
        0
       ],
       [
        28,
        20
       ],
       [
        0,
        20
       ]
      ],
      "reliefGap": 0.25,
      "reliefWidth": 0.35
     },
     {
      "connect": "direct",
      "layer": "F.Cu",
      "net": "SW",
      "order": 1,
      "points": [
       [
        10,
        5
       ],
       [
        16,
        5
       ],
       [
        16,
        9
       ],
       [
        10,
        9
       ]
      ]
     }
    ]
   },
   "hint": "connect writes a PolygonConnect rule 'AdomPC <name>' scoped IsNamedPolygon('<name>') that outranks the board's own, so a power patch can join its pads solid while the ground pour keeps spokes. Without connect the board's Polygon Connect Style applies (Altium's default is 4 relief spokes of 10 mil, a current neck). Clearance comes from the board's Clearance rule. Dead copper is removed unless removeDead is false.",
   "input": {
    "cutouts": "(optional) [{layer, points:[[x,y]...] mm, name?}] - areas every pour on that layer stays out of (KiCad's pour keepout); landed before the pours",
    "expectedRevision": "string (optional) - refused with stale_board if the board changed since you read it",
    "pours": "[{net, layer (F.Cu|B.Cu|In<n>.Cu), points:[[x,y]...] mm, order?: pour order (1 = poured first), name?: polygon name, connect?: direct|relief|none, reliefWidth?: mm spoke width, reliefGap?: mm air gap (not settable by script on AD 26: Altium keeps 10 mil and notes[] says so), reliefEntries?: 2|4, removeDead?: bool (default true), removeSmallIslands?: bool (default false: connected copper of any size stays, as in KiCad; true = Altium's own 2500 sq mil island filter), minNeck?: mm - copper narrower than this is removed (KiCad's zone min thickness), solidPads?: [[x1,y1,x2,y2]] mm - pads completely inside each rect join THIS pour solid whatever its connect (KiCad's small solid joint zone over a pad; Altium pours nothing for a same-net polygon inside another)}]"
   },
   "longRunning": false,
   "name": "altium_apply_pours",
   "output": {
    "filledAreaByLayerMm2": "{F.Cu: mm2, ...}",
    "results": "[ok:<polygon name>|err:...]",
    "revision": "string",
    "unfilled": "[zone] that poured nothing",
    "zones": "[{net, layer, outline, filledMm2, islands, filled}]"
   },
   "pitfalls": [
    "Needs the board current.",
    "The outline need not repeat its first point.",
    "A name already on the board gets a ' 2' suffix: read the real name from results."
   ],
   "related": [
    "altium_pour_state",
    "altium_repour",
    "altium_remove_pours",
    "altium_routing_state",
    "altium_set_design_rules"
   ],
   "statusVerb": null,
   "summary": "Add solid polygon pours from outlines and pour them, each with its own connect style (solid joints or thermal spokes), plus pour keepouts (polygon cutouts); answers each pour's real poured copper area. One undo step.",
   "timeoutSeconds": 600
  },
  {
   "example": {},
   "hint": "filledMm2 is regions minus holes, computed from Altium's own poured geometry.",
   "input": {},
   "longRunning": false,
   "name": "altium_pour_state",
   "output": {
    "filledAreaByLayerMm2": "{layer: mm2}",
    "unfilled": "[zone]",
    "zones": "[{net, name, layer, pourIndex, outline, filledMm2, islands, filled}]"
   },
   "pitfalls": [
    "Needs the board current.",
    "A shelved or unpoured polygon reads filledMm2 0."
   ],
   "related": [
    "altium_apply_pours",
    "altium_repour"
   ],
   "statusVerb": null,
   "summary": "Every polygon pour with the copper it actually poured: filled area per pour and per layer, and the pours that poured nothing.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "pours": [
     {
      "net": "GND"
     }
    ]
   },
   "hint": "Use before re-pouring a changed plan; the connect rules of removed pours go with them. altium_ripup_nets clears copper.",
   "input": {
    "cutouts": "(optional) \"all\" or [{layer}] - only the cutouts apply_pours landed (named Adom...)",
    "expectedRevision": "string (optional) - refused with stale_board if the board changed since you read it",
    "pours": "(optional) \"all\" or [{net, layer?} | {name} - one pour by the name apply_pours answered]"
   },
   "longRunning": false,
   "name": "altium_remove_pours",
   "output": {
    "cutoutsRemoved": "int",
    "removed": "int",
    "revision": "string",
    "rulesRemoved": "int - AdomPC connect rules whose pour is gone"
   },
   "pitfalls": [],
   "related": [
    "altium_apply_pours",
    "altium_ripup_nets"
   ],
   "statusVerb": null,
   "summary": "Delete polygon pours by net (and layer), or all of them, and the pour keepouts (cutouts) apply_pours made. Tracks and vias are untouched.",
   "timeoutSeconds": 300
  },
  {
   "example": {},
   "hint": "Run after moving parts or copper that pours flow around. Altium evaluates rule queries through its scripting system, so a repour from inside the resident agent ignores every scoped rule (a pour's own connect style, net-class clearances); this verb stops the agent, repours, and starts it again (a few seconds). apply_pours does the same on its own when it wrote connect rules.",
   "input": {
    "inScript": "bool (default false) - repour from inside the agent instead (scoped rules then match nothing)"
   },
   "longRunning": false,
   "name": "altium_repour",
   "output": {
    "filledAreaByLayerMm2": "{...}",
    "run": "{helperExited, seconds, agentStart}",
    "unfilled": "[...]",
    "zones": "[...]"
   },
   "pitfalls": [
    "Needs the board current.",
    "The agent restarts: a verb sent meanwhile waits for it."
   ],
   "related": [
    "altium_pour_state",
    "altium_apply_pours"
   ],
   "statusVerb": null,
   "summary": "Repour every polygon on the board (Altium's Repour All) and answer the copper after. Runs outside the script engine so scoped rules apply.",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "full": true
   },
   "hint": "Without full, this reads online DRC's live violations (fast). full:true runs the batch check through Altium's DRC dialog first.",
   "input": {
    "full": "bool (default false) - run Altium's batch DRC on this board first"
   },
   "longRunning": false,
   "name": "altium_routing_drc",
   "output": {
    "clean": "bool - no violations and nothing unrouted",
    "errors": "int",
    "unconnected": "int",
    "violations": "[{rule, description, at{x,y} mm}]"
   },
   "pitfalls": [
    "Needs the board current.",
    "violations[] is capped at 500; errors is the real count."
   ],
   "related": [
    "altium_routing_state",
    "altium_run_drc"
   ],
   "statusVerb": null,
   "summary": "Design-rule violations on the current board WITH locations, plus the unrouted (ratsnest) count, as one clean/not-clean answer.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "libraryPath": "C:/designs/buck/Buck.PcbLib",
    "nets": {
     "GND": [
      "U1.1"
     ]
    },
    "outline": {
     "cornerRadius": 1,
     "rect": [
      0,
      0,
      28,
      20
     ]
    },
    "parts": [
     {
      "footprint": "SOT-23-6",
      "ref": "U1",
      "rotation": 0,
      "x": 12,
      "y": 10
     }
    ],
    "pcbPath": "C:/designs/buck/buck.PcbDoc"
   },
   "hint": "The board AI Flow's Altium project builds from its netlist. Footprint pad names must match the netlist's pin numbers (R1.1 = pad 1 of R1). Coordinates are Altium's frame (y up).",
   "input": {
    "libraryPath": "string (required) - the .PcbLib holding every footprint",
    "nets": "{net: [\"R1.1\", \"U1.3\", ...]}",
    "outline": "{rect:[x0,y0,w,h], cornerRadius?} or {points:[[x,y]...]} (mm)",
    "parts": "[{ref, footprint, x, y, rotation, comment?}] (mm, degrees; x,y is the footprint's own origin)",
    "pcbPath": "string (required) - the .PcbDoc to write"
   },
   "longRunning": false,
   "name": "altium_build_board",
   "output": {
    "counts": "{...}",
    "missingParts": "[ref]",
    "padsWired": "int",
    "placed": "int",
    "revision": "string",
    "unconnected": "int - the ratsnest to route",
    "wrongPins": "[{pin, want, got}]"
   },
   "pitfalls": [
    "The library must open in this Altium; a footprint missing from it refuses the whole build (footprint_not_found).",
    "A new board each call: pcbPath is overwritten."
   ],
   "related": [
    "altium_routing_state",
    "altium_set_outline",
    "altium_install_library"
   ],
   "statusVerb": null,
   "summary": "Build a NEW board from a parts list and a netlist: outline (rounded corners allowed), every footprint from one PcbLib placed by its own origin, pad nets assigned, saved; then read back pin by pin.",
   "timeoutSeconds": 900
  },
  {
   "example": {
    "outline": {
     "cornerRadius": 1,
     "rect": [
      0,
      0,
      28,
      20
     ]
    }
   },
   "hint": "Rounding corners: pass the same rectangle with cornerRadius (1 mm is a common default).",
   "input": {
    "expectedRevision": "string (optional) - refused with stale_board if the board changed",
    "outline": "{rect:[x0,y0,w,h], cornerRadius?} or {points:[[x,y]...]} (mm)"
   },
   "longRunning": false,
   "name": "altium_set_outline",
   "output": {
    "outlineEdges": "[{kind: line|arc, ...}]",
    "revision": "string",
    "vertices": "int"
   },
   "pitfalls": [
    "Needs the board current."
   ],
   "related": [
    "altium_build_board",
    "altium_routing_state",
    "altium_repour"
   ],
   "statusVerb": null,
   "summary": "Reshape the current board's outline (a rectangle with rounded corners, or a polygon). One undo step.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "clearance": 0.15,
    "edgeClearance": 0.3,
    "hole": {
     "min": 0.2
    },
    "trackWidth": {
     "min": 0.15
    },
    "via": {
     "diameter": {
      "min": 0.45
     },
     "drill": {
      "min": 0.2
     }
    }
   },
   "hint": "AI Flow's `rules use` calls this with the fab pack's numbers (adom/pcb-design-rules). Each kind is written separately, so one this Altium build lacks fails alone.",
   "input": {
    "annularRing": "mm",
    "clearance": "mm",
    "costlier": "with fab: allow JLCPCB's surcharged small vias (0.15/0.25 mm) instead of 0.3/0.5",
    "edgeClearance": "mm - copper to the board edge (the rule it creates is scoped OnCopper; silkscreen keeps its own rules)",
    "fab": "jlcpcb - fill every value left out from JLCPCB's published limits for this board's layers and copper weight",
    "hole": "{min, max?} mm",
    "holeToHole": "mm",
    "polygonConnect": "the board's catch-all polygon connect style: direct|relief|none, or {style, reliefWidth: mm, reliefEntries: 2|4} (per-pour rules from apply_pours keep theirs)",
    "trackWidth": "{min, preferred?, max?} mm",
    "via": "{diameter:{min, preferred?, max?}, drill:{min, preferred?, max?}} mm"
   },
   "longRunning": false,
   "name": "altium_set_design_rules",
   "output": {
    "failed": "[{kind, error}]",
    "landed": "[{kind, rulesWritten}]",
    "rules": "the board's rules after"
   },
   "pitfalls": [
    "Needs the board current.",
    "Every existing rule of a kind gets the values; rule scopes are kept, except an Adom edge rule an earlier bridge scoped to All, which becomes OnCopper (#26)."
   ],
   "related": [
    "altium_read_rules",
    "altium_rules_by_kind",
    "altium_build_board"
   ],
   "statusVerb": null,
   "summary": "Write a fab's design rules into the current board: clearance, track width, routing via style, hole size, annular ring, hole-to-hole and board-edge clearance (mm).",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "gap": 0.3,
    "kind": "clearance",
    "name": "SW node",
    "scope1": "InNet('SW')",
    "scope2": "All"
   },
   "hint": "AI Flow's net clearances (a switch node kept farther from everything) land here. A scope with a typo matches nothing and DRC then passes silently: check it in the rules editor (Test Queries).",
   "input": {
    "comment": "optional",
    "drill": "mm (via)",
    "gap": "mm (clearance; diffpair: the pair's gap)",
    "kind": "clearance|width|length|matched|diffpair|via|polyconnect",
    "max": "mm (width, optional; length: required)",
    "maxDrill": "via, optional",
    "maxGap": "diffpair, optional",
    "maxSize": "via, optional",
    "maxUncoupled": "mm, diffpair, optional",
    "maxWidth": "diffpair, optional",
    "min": "mm (width; length)",
    "minDrill": "via, optional",
    "minGap": "diffpair, optional",
    "minSize": "via, optional",
    "minWidth": "diffpair, optional",
    "name": "string - the rule is named 'Adom <name>'; the same name replaces it",
    "preferred": "mm (width, optional)",
    "reliefEntries": "2 | 4, polyconnect relief",
    "reliefWidth": "mm, polyconnect relief spokes",
    "remove": "bool - delete the Adom rule of this kind and name instead",
    "scope1": "Altium query, e.g. InNet('SW'), InNetClass('DDR_D0'), InDifferentialPair('USB')",
    "scope2": "query (default All; clearance, and polyconnect: the polygon, e.g. InPolygon('GND pour'))",
    "size": "mm (via)",
    "style": "polyconnect: direct | relief | none",
    "tolerance": "mm (matched)",
    "width": "mm (diffpair)"
   },
   "longRunning": false,
   "name": "altium_add_rule",
   "output": {
    "name": "string",
    "priority": "int (1 = first of its kind)"
   },
   "pitfalls": [
    "Needs the board current.",
    "One rule per call."
   ],
   "related": [
    "altium_set_design_rules",
    "altium_read_rules",
    "altium_routing_drc"
   ],
   "statusVerb": null,
   "summary": "Add one SCOPED design rule that set_design_rules' board-wide values cannot express: a net's or class's clearance or width, a length limit, a matched-length group, a differential pair's width and gap, a routing via style, or how a net's pads join a pour (direct, relief, none).",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "libraryPath": "C:\\work\\library\\Buck.SchLib",
    "nets": {
     "VIN": [
      "U1.3"
     ]
    },
    "parts": [
     {
      "block": "core",
      "comment": "TPS54202",
      "ref": "U1",
      "symbol": "TPS54202DDCR"
     }
    ],
    "schPath": "C:\\work\\Buck.SchDoc"
   },
   "hint": "One column per block, each part with a wire stub and a net label on every connected pin; designator above, value below; title block filled. The compiled netlist is the proof: success means it matches the given nets.",
   "input": {
    "drawnBy": "optional",
    "libraryPath": "string - the project .SchLib",
    "nets": "{net: [\"U1.3\", ...]} - pins of parts not on the sheet are ignored",
    "number": "optional",
    "parts": "[{ref, symbol: LibReference in the SchLib, block?: column name (input, core, output...), comment?: value, footprint?: its footprint in pcbLibPath (the part's PCB model link)}]",
    "pcbLibPath": "(optional)",
    "pcbPath": "(optional) the board, listed in the project",
    "projectPath": "(optional) .PrjPcb, default beside the sheet",
    "revision": "optional",
    "schPath": "string - the .SchDoc to write",
    "title": "optional"
   },
   "longRunning": false,
   "name": "altium_build_schematic",
   "output": {
    "compileErrors": "[..]",
    "labels": "int",
    "mismatches": "[{net, missing, extra}]",
    "pinsWithoutNet": "ref.pin;...",
    "placed": "int",
    "project": "path",
    "sch": "path",
    "wires": "int"
   },
   "pitfalls": [
    "The SchLib must hold every symbol (altium_import_part).",
    "Parts are placed unrotated."
   ],
   "related": [
    "altium_schematic_data",
    "altium_compile",
    "altium_build_board"
   ],
   "statusVerb": null,
   "summary": "Draw a design's schematic from its netlist with the project library's symbols, inside a new project (.PrjPcb with the board and libraries), compile it, and check its netlist pin by pin.",
   "timeoutSeconds": 900
  },
  {
   "example": {
    "pcbPath": "C:\\work\\Buck.PcbDoc",
    "projectPath": "C:\\work\\Buck.PrjPcb"
   },
   "hint": "Pull files[] with pull_file and check them against the board (layers, drill hits, every placed part in the pick and place and the BOM) before handing them over. AI Flow's `altium export` does both.",
   "input": {
    "bomColumns": "(optional) [column or parameter name] - default Comment, Description, Designator, Footprint, Quantity, MPN, Manufacturer, Mouser/DigiKey/LCSC Part #",
    "clean": "bool (default true) - empty the output folder first",
    "formats": "[odb, ipc2581] - more fab formats beside the Gerbers (ODB++ folder + .tgz, IPC-2581 .cvg); default Gerbers only",
    "pcbPath": "its .PcbDoc",
    "projectPath": "the .PrjPcb",
    "silkPrep": "bool (default true) - Altium's Silkscreen Preparation first (silk off the pads, text moved where it fits)",
    "silkPrepCheck": "bool (default false) - DRC silk counts before/after in silkPrep",
    "timeout": "seconds, default 300"
   },
   "longRunning": false,
   "name": "altium_export_manufacturing",
   "output": {
    "dialogs": "[..]",
    "elapsedSec": "float",
    "files": "[relative paths]",
    "outjob": "path",
    "outputDir": "path"
   },
   "pitfalls": [
    "The board must be a document of the project.",
    "The BOM is the compiled project's (schematic parts); board-only pads are not in it."
   ],
   "related": [
    "altium_run_outjob",
    "altium_build_schematic",
    "altium_routing_state"
   ],
   "statusVerb": null,
   "summary": "A project's manufacturing set in one call: Gerbers, NC drill, pick and place (CSV, mm) and the BOM, from an OutJob the bridge writes beside the project (composed from this Altium's own OutJob templates, every output on one medium that opens nothing).",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "net": "SW",
    "zoom": true
   },
   "hint": "AI Flow's net walkthrough lights each loaded net in turn. Altium draws a selection in its highlight colour.",
   "input": {
    "margin": "mm, default 1",
    "net": "string (optional) - empty or absent clears",
    "zoom": "bool - frame the net (altium_zoom_to)"
   },
   "longRunning": false,
   "name": "altium_select_net",
   "output": {
    "byKind": "{tracks, arcs, vias, pads, pours, other}",
    "net": "string",
    "selected": "int",
    "zoom": "[l, b, r, t] mm when zoom"
   },
   "pitfalls": [
    "Needs the board current.",
    "Pour regions are counted once, as their polygon."
   ],
   "related": [
    "altium_zoom_to",
    "altium_routing_state",
    "altium_list_nets"
   ],
   "statusVerb": null,
   "summary": "Select one net as a whole on the current board (tracks, arcs, vias, pads, pours) and nothing else, optionally framing it; no net clears the selection.",
   "timeoutSeconds": 120
  },
  {
   "example": {},
   "hint": "The input to a silkscreen plan (AI Flow's `altium silkscreen`), and its check after landing: compare each box with the pads and vias from routing_state.",
   "input": {},
   "longRunning": false,
   "name": "altium_silk_state",
   "output": {
    "components": "[{ref, pattern, x, y, rotation, side, body:[l,b,r,t], name:{text,x,y,size,rotation,shown,box}, comment:{...}}]",
    "lines": "[{side, x1, y1, x2, y2, width, raw}]",
    "texts": "[{side, text, x, y, size, rotation, mirror, box, raw}]"
   },
   "pitfalls": [
    "Needs the board current.",
    "raw is the exact handle apply_silkscreen's remove takes."
   ],
   "related": [
    "altium_apply_silkscreen",
    "altium_routing_state"
   ],
   "statusVerb": null,
   "summary": "The silkscreen as it stands: every part's body box, its designator and comment (text, location, size, rotation, shown, Altium's measured box), and the free overlay texts and lines on both faces.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "lines": [
     {
      "x1": 1,
      "x2": 5,
      "y1": 1,
      "y2": 1
     }
    ],
    "names": [
     {
      "ref": "U1",
      "size": 0.8,
      "x": 12.0,
      "y": 14.2
     }
    ]
   },
   "hint": "A text's location is its lower left before rotation (for 90 degrees: the box's lower right). Stroke width is a seventh of the height.",
   "input": {
    "comments": "[same] - the value",
    "lines": "[{x1, y1, x2, y2, width?: mm (0.15), side?}]",
    "names": "[{ref, x, y, size, rotation?, show?}] - the designator's own location, mm",
    "remove": "{texts:[raw], lines:[raw]} - silk_state raw handles of earlier free items",
    "texts": "[{text, x, y, size, rotation?, side?: top|bottom}]"
   },
   "longRunning": false,
   "name": "altium_apply_silkscreen",
   "output": {
    "after": "silk_state",
    "applied": "int",
    "failed": "int",
    "results": "[ok|err:...]"
   },
   "pitfalls": [
    "Needs the board current.",
    "Removal matches the raw handle exactly: pass what silk_state answered."
   ],
   "related": [
    "altium_silk_state",
    "altium_routing_drc"
   ],
   "statusVerb": null,
   "summary": "Land a silkscreen plan in one undo step: designators and comments moved, sized and turned (or hidden), free overlay texts and lines added (bottom texts mirrored), earlier ones removed; answers silk_state after.",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "margin": 0.5,
    "net": "SW"
   },
   "hint": "For a close look at a joint or a camera shot of one part or net; altium_run_command PCB:Zoom Action=All frames the whole board.",
   "input": {
    "margin": "mm (default 1)",
    "net": "(optional) a net: its pads, tracks and vias",
    "rect": "(optional) [x1, y1, x2, y2] mm",
    "ref": "(optional) a designator, e.g. U1",
    "refs": "(optional) [designator]"
   },
   "longRunning": false,
   "name": "altium_zoom_to",
   "output": {
    "rect": "[left, bottom, right, top] mm framed"
   },
   "pitfalls": [
    "Needs the board current.",
    "Coordinates are Altium's (y up), as routing_state reports them."
   ],
   "related": [
    "altium_routing_state",
    "altium_run_command",
    "altium_animate_view"
   ],
   "statusVerb": null,
   "summary": "Frame the PCB view on a rectangle, a part (or several) or a whole net, with a margin.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "designator": "U1"
   },
   "hint": "Use it to verify an imported footprint on a altium_test_board: pad layerId 74 = multi-layer (plated through), which is what altium_plate_vias produces.",
   "input": {
    "designator": "string (required) - a component on the current board, e.g. U1"
   },
   "longRunning": false,
   "name": "altium_footprint_primitives",
   "output": {
    "data": "{designator, pattern, count, otherPrimitives, primitives: [{kind: track|arc|pad|text, layerId, ...}]}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Needs a .PcbDoc current: it reads a placed component, not a PcbLib member (altium_pcb_report reads libraries).",
    "3D bodies, fills and regions only show up in otherPrimitives."
   ],
   "related": [
    "altium_component_pins",
    "altium_plate_vias",
    "altium_test_board",
    "altium_pcb_report"
   ],
   "statusVerb": null,
   "summary": "Geometry dump of one PLACED component: its tracks, arcs, pads (with solder and paste mask expansion in um) and texts in mils with layer ids; other primitive kinds are counted.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "designator": "U1"
   },
   "hint": "Pin-level view of a sheet. params[] is empty unless you pass params:true; altium_read_schematic is the fuller parameter view.",
   "input": {
    "designator": "string - optional filter",
    "filePath": "path to the .SchDoc - optional, made current first (alias sheet)",
    "limit": "int, default 500",
    "paramBudgetSec": "number, default 60 (0-100): the time Altium gets for parameters and descriptions; parts past it come back with their parameters read from the saved file (paramsFromFile, paramsSkipped, paramsComplete false) instead of the call timing out",
    "paramNamesOnly": "bool, default false - parameter names without values (a library with blob parameters reads fast)",
    "params": "bool, default false - include each component's parameters",
    "pins": "bool, default true"
   },
   "longRunning": false,
   "name": "altium_schematic_data",
   "output": {
    "data": "{document, count, components: [{designator, partId, libReference, comment, description (empty for a workspace-managed part), kind (ComponentKind: 0 Standard, 1 Mechanical, 2 Graphical, 3 Net Tie BOM, 4 Net Tie, 5 Standard no BOM, 6 Jumper), itemGuid, vaultGuid, sourceLibrary, xMil, yMil, orientation, pins: [{number, name, electrical (0 Input, 1 IO, 2 Output, 3 OpenCollector, 4 Passive, 5 HiZ, 6 OpenEmitter, 7 Power), xMil, yMil, orientation, lengthMil}], params: []}]}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "One sheet per call. Without filePath the current document must be a .SchDoc: a schematic library is refused (no_current_schematic), not read as an empty sheet.",
    "electrical is Altium's pin-type ordinal, not a name."
   ],
   "related": [
    "altium_read_schematic",
    "altium_cross_check",
    "altium_show_schematic"
   ],
   "statusVerb": null,
   "summary": "Components on a schematic sheet (filePath, else the CURRENT sheet) with their pins (number, name, electrical type), position and orientation. designator filters to one part.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "filePath": "C:/proj/board.PrjPcb"
   },
   "hint": "A project has no document view of its own: follow with altium_show_schematic / altium_show_2d_board {filePath} for something to look at, or altium_compile {projectPath}.",
   "input": {
    "filePath": "path to a .PrjPcb - default: the bundled Bluetooth Sentinel example",
    "timeout": "seconds, default 60"
   },
   "longRunning": false,
   "name": "altium_show_project",
   "output": {
    "dialogs": "[..]",
    "dialogsDetected": "int",
    "document": "string",
    "elapsedSec": "float",
    "path": "string",
    "shot": "{image: base64 png, width, height}",
    "steps": "[{open, result, ms}]",
    "surface": "project",
    "title": "string",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "ALWAYS pass filePath for the user's work: the default opens Altium's example project in their session.",
    "Measured live 2026-09-20: opening documents RAISES Altium over the user's work even though the reply says background. One call per proof; never loop show_* verbs.",
    "success:false with dialogs[] means a box came up during the open: read it before anything else."
   ],
   "related": [
    "altium_show_schematic",
    "altium_show_2d_board",
    "altium_compile",
    "altium_open_project"
   ],
   "statusVerb": null,
   "summary": "Open a project (.PrjPcb) through the agent and return a proof frame of Altium's main window. With no filePath it opens Altium's bundled example project (Bluetooth Sentinel).",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "filePath": "C:/proj/tof.SchDoc"
   },
   "hint": "LOOK at shot.image before claiming anything. Then altium_read_schematic for the data, or altium_animate_view {lane:'sch'} for zoom moves.",
   "input": {
    "filePath": "path to a .SchDoc - default: the bundled example sheet",
    "timeout": "seconds, default 60"
   },
   "longRunning": false,
   "name": "altium_show_schematic",
   "output": {
    "dialogs": "[..]",
    "dialogsDetected": "int",
    "document": "string",
    "elapsedSec": "float",
    "path": "string",
    "shot": "{image: base64 png, width, height}",
    "steps": "[{open | process, ...}]",
    "surface": "schematic",
    "title": "string",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "ALWAYS pass filePath: the default opens Altium's example design in the user's session.",
    "Measured live 2026-09-20: it RAISES Altium over the user's work. One call per proof; never loop it.",
    "After re-generating a sheet at the same path, altium_close_document the stale one first or the frame shows the OLD document."
   ],
   "related": [
    "altium_read_schematic",
    "altium_place_on_sch",
    "altium_animate_view",
    "altium_show_2d_board"
   ],
   "statusVerb": null,
   "summary": "Open a .SchDoc, zoom to fit, and return a proof frame. With no filePath it opens the bundled Bluetooth Sentinel top sheet.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "filePath": "C:/proj/tof.PcbDoc"
   },
   "hint": "It also makes the board the CURRENT document, so altium_read_board / altium_board_summary work right after. altium_show_3d_board for the 3D frame.",
   "input": {
    "filePath": "path to a .PcbDoc - default: the bundled example board",
    "timeout": "seconds, default 120"
   },
   "longRunning": false,
   "name": "altium_show_2d_board",
   "output": {
    "dialogs": "[..]",
    "dialogsDetected": "int",
    "document": "string",
    "elapsedSec": "float",
    "path": "string",
    "shot": "{image: base64 png, width, height}",
    "steps": "[{open | process, ...}]",
    "surface": "2d_board",
    "title": "string",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "ALWAYS pass filePath: the default opens Altium's example board in the user's session.",
    "Measured live 2026-09-20: it RAISES Altium over the user's work. One call per proof; never loop it."
   ],
   "related": [
    "altium_show_3d_board",
    "altium_read_board",
    "altium_set_layer_visibility",
    "altium_animate_view"
   ],
   "statusVerb": null,
   "summary": "Open a .PcbDoc, switch to 2D, zoom to fit, and return a proof frame. With no filePath it opens the bundled Bluetooth Sentinel board.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "filePath": "C:/proj/tof.PcbDoc"
   },
   "hint": "The proof for altium_test_board {pcbPath}: check every part shows a body. Missing body = the footprint has none (altium_add_body). altium_animate_view {preset:'showcase3d'} for motion.",
   "input": {
    "filePath": "path to a .PcbDoc - default: the bundled example board",
    "timeout": "seconds, default 120"
   },
   "longRunning": false,
   "name": "altium_show_3d_board",
   "output": {
    "dialogs": "[..]",
    "dialogsDetected": "int",
    "document": "string",
    "elapsedSec": "float",
    "path": "string",
    "shot": "{image: base64 png, width, height}",
    "steps": "[{open | process, ...}]",
    "surface": "3d_board",
    "title": "string",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "ALWAYS pass filePath: the default opens Altium's example board in the user's session.",
    "Measured live 2026-09-20: it RAISES Altium over the user's work. One call per proof; never loop it.",
    "It leaves the board in 3D mode for the user; altium_show_2d_board switches back."
   ],
   "related": [
    "altium_show_2d_board",
    "altium_test_board",
    "altium_add_body",
    "altium_animate_view"
   ],
   "statusVerb": null,
   "summary": "Open a .PcbDoc, switch to 3D, zoom to fit, and return a proof frame. With no filePath it opens the bundled Bluetooth Sentinel board.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.SchLib"
   },
   "hint": "Then altium_show_symbol / altium_show_footprint / altium_show_3d_chip {libraryPath, name} for one member. altium_list_library gives the names without a frame.",
   "input": {
    "libraryPath": "path to a .SchLib/.PcbLib (alias: filePath) - default: the bundled SpiritLevel SchLib",
    "timeout": "seconds, default 60"
   },
   "longRunning": false,
   "name": "altium_show_library",
   "output": {
    "componentCount": "int",
    "components": "[string] up to 200",
    "dialogs": "[..]",
    "path": "string",
    "selected": "string",
    "shot": "{image: base64 png, width, height}",
    "steps": "[..]",
    "surface": "library",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "ALWAYS pass libraryPath: the default opens Altium's example library in the user's session.",
    "Measured live 2026-09-20: it RAISES Altium over the user's work. One call per proof; never loop it.",
    "errorCode proof_unavailable = opened and selected correctly, only the capture failed (window minimized)."
   ],
   "related": [
    "altium_list_library",
    "altium_show_symbol",
    "altium_show_footprint",
    "altium_show_3d_chip"
   ],
   "statusVerb": null,
   "summary": "Open a .SchLib or .PcbLib (kind taken from the extension), select its first component, return a proof frame and the component names.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "footprintName": "VL53L5CX",
    "libraryPath": "C:/lib/Adom_ToF.PcbLib"
   },
   "hint": "Check pads, silkscreen and courtyard in shot.image; altium_pcb_report {path, name} gives the numbers. altium_show_3d_chip for the body.",
   "input": {
    "footprintName": "string (alias: name) - default: the first footprint of YOUR library, SO-G3 in the demo library",
    "libraryPath": "path to a .PcbLib (alias: filePath) - default: the bundled SpiritLevel PcbLib",
    "timeout": "seconds, default 60"
   },
   "longRunning": false,
   "name": "altium_show_footprint",
   "output": {
    "available": "[string] - when the name was not found",
    "dialogs": "[..]",
    "path": "string",
    "selected": "string",
    "shot": "{image: base64 png, width, height}",
    "steps": "[..]",
    "surface": "footprint",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "Measured live 2026-09-20: it RAISES Altium over the user's work. One call per proof; never loop it.",
    "A wrong footprintName fails with available[] (up to 50 names): pick from it.",
    "An empty-looking canvas usually means a 3D body sits 50000 mil from the pads: altium_normalize_bodies."
   ],
   "related": [
    "altium_show_3d_chip",
    "altium_pcb_report",
    "altium_build_footprint",
    "altium_list_library"
   ],
   "statusVerb": null,
   "summary": "Open a PcbLib member in the footprint editor in 2D, zoom to fit, and capture a proof frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "footprintName": "VL53L5CX",
    "libraryPath": "C:/lib/Adom_ToF.PcbLib"
   },
   "hint": "The proof after altium_add_body / altium_import_part {step}. Pads with no body in the frame: altium_pcb_report to see whether a body exists, altium_normalize_bodies if it sits off the pads.",
   "input": {
    "footprintName": "string (alias: name) - default: the first footprint of YOUR library, SO-G3 in the demo library",
    "libraryPath": "path to a .PcbLib (alias: filePath) - default: the bundled SpiritLevel PcbLib",
    "timeout": "seconds, default 60"
   },
   "longRunning": false,
   "name": "altium_show_3d_chip",
   "output": {
    "available": "[string] - when the name was not found",
    "dialogs": "[..]",
    "path": "string",
    "selected": "string",
    "shot": "{image: base64 png, width, height}",
    "steps": "[..]",
    "surface": "3d_chip",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "Measured live 2026-09-20: it RAISES Altium over the user's work. One call per proof; never loop it.",
    "It leaves the library editor in 3D mode; altium_show_footprint switches back to 2D."
   ],
   "related": [
    "altium_show_footprint",
    "altium_add_body",
    "altium_normalize_bodies",
    "altium_pcb_report"
   ],
   "statusVerb": null,
   "summary": "Open a PcbLib member in the footprint editor in 3D, zoom to fit, and capture a proof frame of the part's 3D body.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.PcbLib"
   },
   "hint": "Use the exact names with altium_show_symbol / altium_read_symbol / altium_show_footprint / altium_pcb_report.",
   "input": {
    "libraryPath": "path to a .SchLib/.PcbLib (alias: filePath) - default: the bundled SpiritLevel SchLib",
    "limit": "int, default 500"
   },
   "longRunning": false,
   "name": "altium_list_library",
   "output": {
    "data": "{kind: sch|pcb, count, names: [string]}",
    "kind": "sch | pcb",
    "path": "string",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "It makes the library the current document.",
    "count is the true total; names[] stops at limit."
   ],
   "related": [
    "altium_show_library",
    "altium_read_symbol",
    "altium_pcb_report"
   ],
   "statusVerb": null,
   "summary": "Names of every component in a .SchLib or every footprint in a .PcbLib (kind taken from the extension). Opens the library; no screenshot.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "filePath": "C:/lib/Adom_ToF.SchLib"
   },
   "hint": "Pass filePath every time: every library authoring verb leaves the library UNSAVED. Then altium_check_dialogs - a 'Save As' box means the document never had a path.",
   "input": {
    "filePath": "path - optional; opened and made current before the save"
   },
   "longRunning": false,
   "name": "altium_save",
   "output": {
    "data": "{process, params}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Without filePath it saves whatever has focus, which may be the user's document rather than yours.",
    "success only means the save process was dispatched; a Save As dialog blocks the engine until answered."
   ],
   "related": [
    "altium_close_document",
    "altium_check_dialogs",
    "altium_close"
   ],
   "statusVerb": null,
   "summary": "Save the focused document, or the document at filePath (opened first if need be, saved by its path, never whatever happens to have focus).",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "hMm": 14,
    "pcbPath": "C:/proj/tof.PcbDoc",
    "wMm": 39
   },
   "hint": "Then altium_save {filePath: pcbPath} and altium_show_2d_board {filePath} to see it. altium_pcb_report {want:'board'} reads outlineMil back.",
   "input": {
    "hMm": "number, default 15",
    "mechOutline": "bool - also draw the rectangle as 0.1 mm tracks on Mechanical 1 so the fab Gerber (.GM1) has an outline",
    "pcbPath": "path to a .PcbDoc - optional; opened first",
    "timeout": "seconds, default 120",
    "wMm": "number, default 15",
    "x0Mm": "number, default 0",
    "y0Mm": "number, default 0"
   },
   "longRunning": false,
   "name": "altium_board_shape",
   "output": {
    "data": "{outlineMil: [left, bottom, right, top] read from the outline vertices, outlineSource, mechOutlineTracks}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "errorCode no_board_outline: the current document is a PcbLib (its internal board has no outline) - pass pcbPath.",
    "bad_size = wMm/hMm not greater than 0; bad_number = a value was not numeric.",
    "It REPLACES the outline; the previous shape is not kept.",
    "The board shape alone is NOT plotted into any Gerber: pass mechOutline:true (once, at the final size: each call adds a new set of tracks)."
   ],
   "related": [
    "altium_test_board",
    "altium_pcb_report",
    "altium_show_2d_board",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Redefine the CURRENT board's outline as a wMm x hMm rectangle at (x0Mm, y0Mm) by rewriting the board outline's segments.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "name": "VL53L5CX",
    "path": "C:/lib/Adom_ToF.PcbLib"
   },
   "hint": "bodies[] rows follow bodyCols (layerId,wMil,hMil,leftMil,bottomMil,standoffMil,overallMil,hasModel). A body whose leftMil is ~50000 away from padsBboxMil needs altium_normalize_bodies.",
   "input": {
    "name": "string - footprint name filter (library form)",
    "path": "path to a .PcbLib or .PcbDoc - optional; opened first",
    "timeout": "seconds, default 60",
    "want": "'board' - report the focused BOARD even though a PcbLib is also answering"
   },
   "longRunning": false,
   "name": "altium_pcb_report",
   "output": {
    "data": "{kind: library, components: [{name, pads, padsBboxMil, census, bodies}], bodyCols} | {kind: board, outlineMil, components: [{.., pads, padsBboxMil, nets, bodies}], census, tracks, bodyCols}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Altium's GetCurrentPCBLibrary answers even when a BOARD is focused: pass want:'board' for a .PcbDoc or you get the library report.",
    "A footprint with bodies:[] places with no 3D model."
   ],
   "related": [
    "altium_footprint_primitives",
    "altium_normalize_bodies",
    "altium_add_body",
    "altium_show_3d_chip"
   ],
   "statusVerb": null,
   "summary": "Numbers instead of pixels: for a PcbLib, every footprint's pads, pad bounding box, primitive census and 3D bodies; for a board, outline, components with nets and bodies, census and tracks.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "projectPath": "C:/proj/board.PrjPcb"
   },
   "hint": "Zero messages = clean. Fix what messages[] names, recompile, then altium_run_drc for the board side.",
   "input": {
    "limit": "int, default 200 messages",
    "objectKind": "string, default 'Project'",
    "projectPath": "path to a .PrjPcb (alias: filePath) - default: the bundled Bluetooth Sentinel example",
    "timeout": "seconds"
   },
   "longRunning": false,
   "name": "altium_compile",
   "output": {
    "byClass": "{class: n}",
    "elapsedSec": "float",
    "messageCount": "int",
    "messages": "[{class, source, document, text}]",
    "project": "path",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "ALWAYS pass projectPath: the default compiles Altium's example project in the user's session.",
    "messages[] is the WHOLE Messages panel after the compile, capped at limit; messageCount is the true total."
   ],
   "related": [
    "altium_run_erc",
    "altium_run_drc",
    "altium_open_project",
    "altium_cross_check"
   ],
   "statusVerb": null,
   "summary": "Compile a project and return Altium's Messages panel (ERC + connectivity) with counts by class. With no path it compiles Altium's bundled example project.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "projectPath": "C:/proj/board.PrjPcb"
   },
   "hint": "byClass gives the error/warning split; read messages[].text and .document for each. Then altium_run_drc for the layout.",
   "input": {
    "limit": "int, default 200 messages",
    "objectKind": "string, default 'Project'",
    "projectPath": "path to a .PrjPcb (alias: filePath) - default: the bundled Bluetooth Sentinel example",
    "timeout": "seconds"
   },
   "longRunning": false,
   "name": "altium_run_erc",
   "output": {
    "byClass": "{class: n}",
    "elapsedSec": "float",
    "messageCount": "int",
    "messages": "[{class, source, document, text}]",
    "project": "path",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "ALWAYS pass projectPath: the default compiles Altium's example project.",
    "Needs the PROJECT path, not a sheet: a free .SchDoc has no project to compile."
   ],
   "related": [
    "altium_compile",
    "altium_run_drc",
    "altium_review_board"
   ],
   "statusVerb": null,
   "summary": "Electrical rules check. Same handler as altium_compile: in Altium, compiling the project IS the ERC.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "filePath": "C:/proj/board.PcbDoc"
   },
   "hint": "violationCount is the true total; violations[] stops at limit. Altium also opens its HTML DRC report as a new document: altium_state shows it, altium_close_document {path} removes it.",
   "input": {
    "filePath": "path to a .PcbDoc - default: the bundled Bluetooth Sentinel board",
    "limit": "int, default 200 violations",
    "timeout": "seconds to wait for the DRC, default 180"
   },
   "longRunning": false,
   "name": "altium_run_drc",
   "output": {
    "board": "path",
    "dialogs": "[..]",
    "elapsedSec": "float",
    "steps": "[..]",
    "violationCount": "int",
    "violations": "[{rule, description}]",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "ALWAYS pass filePath: the default runs DRC on Altium's example board.",
    "drc_dialog_not_found = the DRC dialog never opened; check that a PCB is focused (altium_window_info).",
    "Never run PCB:DesignRuleCheck through altium_run_command: the modal freezes the agent with nobody to click it."
   ],
   "related": [
    "altium_read_rules",
    "altium_rules_by_kind",
    "altium_review_board",
    "altium_compile"
   ],
   "statusVerb": null,
   "summary": "Run the design rule check on a board and read the violation markers back. PCB:DesignRuleCheck opens a MODAL; the bridge clicks 'Run Design Rule Check' through UIA in the background, waits for the agent, re-activates the board and reads the violations.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "medium": "Folder Structure",
    "outjobPath": "C:/proj/Fabrication.OutJob",
    "projectPath": "C:/proj/board.PrjPcb"
   },
   "hint": "files[] is the proof. Pull what you need with ab's pull_file. OutJobs OPEN what they generate (CAMtastic, PDFs): altium_state afterwards and altium_close_document the viewers.",
   "input": {
    "medium": "string, default 'Folder Structure' - the OutputMedium name inside the OutJob",
    "objectKind": "string, default 'OutputBatch'",
    "outjobPath": "path to an .OutJob (alias: filePath) - default: the bundled example Fabrication.OutJob",
    "projectPath": "path to the .PrjPcb the OutJob belongs to; opened first",
    "timeout": "seconds, default 300"
   },
   "longRunning": false,
   "name": "altium_run_outjob",
   "output": {
    "agent": "{outjob, medium, objectKind}",
    "dialogs": "[..]",
    "elapsedSec": "float",
    "files": "[relative paths] up to 60",
    "medium": "string",
    "outjob": "path",
    "outputDir": "path | null",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "Pass projectPath with your own OutJob: outputDir/files are looked up beside the PROJECT, and without it beside the OutJob.",
    "medium must be the name of an output medium inside the OutJob. The agent cannot tell whether it ran: files[] is the only proof.",
    "A dialog in dialogs[] means a medium needed a decision (printer, PDF path): read dialogs[].shot."
   ],
   "related": [
    "altium_export_gerber",
    "altium_export_bom",
    "altium_export_step",
    "altium_check_dialogs"
   ],
   "statusVerb": null,
   "summary": "Run one output medium of an .OutJob (gerbers, drill, BOM, PDFs...) and list what it wrote under 'Project Outputs for <project>'.",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "outjobPath": "C:/proj/Fabrication.OutJob",
    "projectPath": "C:/proj/board.PrjPcb"
   },
   "hint": "Check files[] for the gerber and NC drill files, then pull them with ab's pull_file. Close the CAMtastic documents the OutJob opened (altium_state, altium_close_document).",
   "input": {
    "medium": "string, default 'Folder Structure'",
    "outjobPath": "path to an .OutJob - default: the bundled example Fabrication.OutJob",
    "projectPath": "path to the .PrjPcb",
    "timeout": "seconds, default 300"
   },
   "longRunning": false,
   "name": "altium_export_gerber",
   "output": {
    "dialogs": "[..]",
    "elapsedSec": "float",
    "files": "[relative paths]",
    "outjob": "path",
    "outputDir": "path | null",
    "surface": "gerber"
   },
   "pitfalls": [
    "There is NO board-path argument: without outjobPath it exports Altium's EXAMPLE design. The user's project needs its own OutJob.",
    "OutJobs open what they generate: expect CAM documents left open in the user's session."
   ],
   "related": [
    "altium_run_outjob",
    "altium_export_bom",
    "altium_export_step",
    "altium_run_drc"
   ],
   "statusVerb": null,
   "summary": "Gerber/drill export: altium_run_outjob with the fabrication OutJob and the 'Folder Structure' medium as defaults.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "boards": 10,
    "projectPath": "C:/proj/board.PrjPcb"
   },
   "hint": "Parameter names are matched across libraries (MPN = Manufacturer Part Number = Mfr Part #; Mouser Part # / Digi-Key Part Number; LCSC Part # / JLCPCB Part #). Missing numbers: look them up (adom-parts-search search <MPN>) and write them back with altium_sheet_params, then run this again.",
   "input": {
    "boards": "int, default 1 - multiplies the quantities in the Mouser/DigiKey files",
    "outputDir": "path - default <project folder>\\BOM",
    "pcbPath": "path - optional, default the project's board",
    "projectPath": "path to the .PrjPcb (required)",
    "timeout": "seconds per sheet read, default 120",
    "variant": "string - optional, a project variant's description (Not Fitted parts become DNP, alternates are listed)",
    "write": "bool, default true"
   },
   "longRunning": false,
   "name": "altium_bom",
   "output": {
    "alternates": "[{designator, alternatePart}]",
    "checks": "{missingMpn, missingManufacturer, missingPartNumbers{mouser, digikey, lcsc}, inconsistent[{field, designators, values}], dnp, excludedKinds, sheetNotOnBoard, boardNotOnSheet}",
    "files": "[path]",
    "fittedParts": "int",
    "lines": "[{quantity, designators, value, comment, description, footprint, package, mpn, manufacturer, mouser, digikey, lcsc, libReference}]",
    "variants": "[string]"
   },
   "pitfalls": [
    "Graphical, Net Tie (no BOM) and Standard (no BOM) components are left out (checks.excludedKinds).",
    "DNP: a variant's Not Fitted parts, or a DNP / Do Not Populate / Fitted=false parameter.",
    "Variants are read from the .PrjPcb text; alternate parts are listed, not substituted.",
    "CPL rotations are Altium's: JLCPCB's preview may need per-footprint corrections.",
    "A multi-channel (repeated) sheet is read once: its copies' designators land in checks.boardNotOnSheet.",
    "Only the parameters a BOM needs are read (some libraries carry huge blob parameters); a workspace-managed part's description comes from a Description parameter, never its vault."
   ],
   "related": [
    "altium_sheet_params",
    "altium_export_manufacturing",
    "altium_read_schematic"
   ],
   "statusVerb": null,
   "summary": "The project's bill of materials read straight from Altium: every schematic sheet the .PrjPcb lists (placed parts and their parameters) merged with the board (footprint, position, side), a variant applied, grouped one line per manufacturer part number, checked for what an order needs, and written as bom.csv, bom-jlcpcb.csv + cpl-jlcpcb.csv, bom-mouser.csv and bom-digikey.csv (+ bom.json).",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "designator": "U2",
    "library": "C:/proj/Lib.SchLib",
    "sheet": "C:/proj/Main.SchDoc",
    "symbol": "TPS54202DDCR",
    "x": 3000,
    "y": 4000
   },
   "hint": "Then wire it: altium_sch_connect {sheet, connections:[{designator, pin, net}]}; number a '?' designator with altium_annotate; push it to the board with altium_update_pcb.",
   "input": {
    "comment": "string, default the library's",
    "designator": "string, default the library's (e.g. R?)",
    "footprint": "a PcbLib footprint name to link instead of the library's own",
    "library": "path to the .SchLib (required)",
    "partId": "int, default 1 (a multi-part component's part)",
    "pcbLib": "path of the .PcbLib the footprint lives in (optional)",
    "rotation": "0|90|180|270",
    "save": "bool, default true",
    "sheet": "path to the .SchDoc (required)",
    "symbol": "the component's name in that library (required)",
    "x": "mil, default 1000 (snapped to 100)",
    "y": "mil, default 1000"
   },
   "longRunning": false,
   "name": "altium_sch_place_part",
   "output": {
    "atMil": "[x, y]",
    "designator": "string",
    "footprints": "[string]",
    "libref": "string",
    "pins": "int",
    "saved": "bool"
   },
   "pitfalls": [
    "Places part 1 of a multi-part component unless partId says otherwise.",
    "Sheet coordinates are mils from the sheet's lower-left corner; altium_schematic_data shows where the other parts are."
   ],
   "related": [
    "altium_sch_connect",
    "altium_annotate",
    "altium_update_pcb",
    "altium_list_library"
   ],
   "statusVerb": null,
   "summary": "Place a component from a .SchLib onto an EXISTING sheet at a position, with its library parameters (MPN, Manufacturer, distributor numbers) and its footprint link.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "kinds": [
     "wires",
     "labels"
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "The ids feed sch_delete_wire, sch_edit_label, sch_junction and sch_edit. Parts are in schematic_data.",
   "input": {
    "kinds": "[wires, buses, busEntries, labels, powerPorts, junctions, noConnects, texts, sheets] (default all)",
    "sheet": "path to the schematic sheet file (required)"
   },
   "longRunning": false,
   "name": "altium_sch_items",
   "output": {
    "busEntries": "[{id, at, end}]",
    "buses": "[{id, from, to}]",
    "counts": "{kind: int}",
    "junctions": "[{id, at}]",
    "labels": "[{id, text, kind: local|global|hierarchical, at, rotation}]",
    "noConnects": "[{id, at}]",
    "powerPorts": "[{id, net, at}]",
    "sheets": "[{id, name, file, at, sizeMm}]",
    "texts": "[{id, text, at}]",
    "wires": "[{id, from, to}]"
   },
   "pitfalls": [
    "A wire is one straight segment: a polyline drawn in the editor is several wires sharing ends.",
    "Altium items have no stable id: an id is the item's kind plus a hash of its geometry, valid until the item changes; every edit answers the new ids."
   ],
   "related": [
    "altium_schematic_data",
    "altium_sch_pins",
    "altium_sch_delete_wire",
    "altium_sch_edit_label"
   ],
   "statusVerb": null,
   "summary": "List a sheet's wiring items with ids and coordinates: wires, buses, bus entries, net labels (local, global, hierarchical), power ports, junctions, no-connect markers, texts and sheet symbols. Read only. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "references": [
     "U1",
     "R5"
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "at is where a wire or label must land on the pin. connectedPins lists the other pins on the same copper on this sheet.",
   "input": {
    "connections": "bool, default true: add what touches each pin",
    "references": "[\"U1\", \"R5\"] (default every part)",
    "sheet": "path to the schematic sheet file (required)"
   },
   "longRunning": false,
   "name": "altium_sch_pins",
   "output": {
    "pins": "[{ref, number, name, type, at: [x, y], direction: right|left|up|down as seen, hidden, touching: [{kind, id}], nets: [string], connectedPins: [Ref.Pin]}]"
   },
   "pitfalls": [
    "Nets here come from this sheet's wires and labels only: netlist gives the project-wide nets.",
    "Hidden power pins (hidden:true) connect by name, not by wire."
   ],
   "related": [
    "altium_sch_connect_pins",
    "altium_sch_connect",
    "altium_schematic_data",
    "altium_netlist"
   ],
   "statusVerb": null,
   "summary": "Every pin of the named parts on a sheet: its absolute position (rotation and mirror applied), number, name, electrical type, the side it leaves the body, and the wires, labels and nets touching it. Read only. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "at": [
     109.22,
     73.66
    ],
    "sheet": "C:/proj/Power.SchDoc"
   },
   "hint": "Read with the tool's own rules: wire ends join wires and wire middles (a T), labels and junction dots join a wire anywhere along it, pins join wire ends.",
   "input": {
    "at": "[x, y] mm on the sheet (the tool's sheet origin, y up) (required)",
    "sheet": "path to the schematic sheet file (required)",
    "toleranceMm": "number, default 0.05"
   },
   "longRunning": false,
   "name": "altium_sch_trace_point",
   "output": {
    "crossingWithoutJunction": "bool: two wires cross here without connecting",
    "items": "[{kind, id, at}]",
    "nearest": "[x, y]: the nearest connectable point, when nothing is within tolerance",
    "nets": "[{name, pins: [Ref.Pin], labels, powerPorts, wires, leavesSheet: bool}]"
   },
   "pitfalls": [
    "One sheet only: a net that leaves through a global, hierarchical or power label (leavesSheet:true) continues on other sheets. netlist gives the compiled net."
   ],
   "related": [
    "altium_sch_pins",
    "altium_netlist"
   ],
   "statusVerb": null,
   "summary": "Everything electrically connected at a point on a sheet: the wires, labels, pins, junctions, sheet pins and no-connect markers there, and for each net they belong to the whole net with its name. Read only. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "points": [
     [
      110.49,
      60.96
     ]
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "The wiring verbs add the dots they need on their own; use this for a T made by hand, or to clean up.",
   "input": {
    "dryRun": "bool, default false: answer the plan and change nothing",
    "points": "[[x, y], ...] mm: where to add dots",
    "remove": "[id or [x, y], ...]: dots to remove",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)"
   },
   "longRunning": false,
   "name": "altium_sch_junction",
   "output": {
    "added": "[{id, at}]",
    "notNeeded": "[[x, y]]: added dots where fewer than three items meet (legal, but they join nothing extra)",
    "removed": "[id]",
    "saved": "bool",
    "skipped": "[[x, y]]: points that already had a dot"
   },
   "pitfalls": [
    "Items join only where their coordinates match exactly: use pin ends from sch_pins, or points on the sheet's grid."
   ],
   "related": [
    "altium_sch_items",
    "altium_sch_split_wire",
    "altium_sch_delete_wire"
   ],
   "statusVerb": null,
   "summary": "Add junction dots at points, or remove dots by id or point. One undo step. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "label": "D[0..7]",
    "points": [
     [
      203.2,
      50.8
     ],
     [
      203.2,
      101.6
     ]
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "A bus carries the nets its label names, and each member wire needs its own label. sch_connect_to_bus does the member wires, entries and labels for a set of pins.",
   "input": {
    "dryRun": "bool, default false: answer the plan and change nothing",
    "label": "\"D[0..7]\" or \"{SDA SCL}\": the nets the bus carries",
    "points": "[[x, y], [x, y], ...] mm (required)",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)"
   },
   "longRunning": false,
   "name": "altium_sch_bus",
   "output": {
    "ids": "[bus segment id]",
    "label": "{id, text} or null",
    "saved": "bool"
   },
   "pitfalls": [
    "A bus with no label carries nothing: ERC reports its members as unconnected."
   ],
   "related": [
    "altium_sch_bus_entry",
    "altium_sch_connect_to_bus",
    "altium_sch_delete_wire",
    "altium_sch_items"
   ],
   "statusVerb": null,
   "summary": "Draw a bus as a polyline (one bus segment per pair of points), optionally with a bus label such as D[0..7] or a group {SDA SCL} at its first point. One undo step. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "entries": [
     {
      "at": [
       200.66,
       63.5
      ],
      "direction": "up-right"
     }
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "end is the bus side of each entry; onBus says whether it lands on a bus segment.",
   "input": {
    "dryRun": "bool, default false: answer the plan and change nothing",
    "entries": "[{at: [x, y] mm (the wire end), direction: up-right|down-right|up-left|down-left as seen (default down-right)}] (required)",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)"
   },
   "longRunning": false,
   "name": "altium_sch_bus_entry",
   "output": {
    "added": "[{id, at, end: [x, y] (the bus side), onBus: bool}]",
    "saved": "bool"
   },
   "pitfalls": [
    "The bus side must touch a bus and the other end a wire end, exactly, or ERC reports the entry as unconnected."
   ],
   "related": [
    "altium_sch_bus",
    "altium_sch_connect_to_bus",
    "altium_sch_items"
   ],
   "statusVerb": null,
   "summary": "Add 45-degree bus entries: the short diagonal that joins a member wire's end to a bus. One undo step. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "at": [
     110.49,
     60.96
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "Split a wire where a new branch should join it, then wire to the cut.",
   "input": {
    "at": "[x, y] mm on the sheet (the tool's sheet origin, y up) (required)",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "id": "the wire's id, when several wires pass through the point",
    "junction": "bool, default true",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)"
   },
   "longRunning": false,
   "name": "altium_sch_split_wire",
   "output": {
    "ids": "[first half (keeps the wire's id), second half (new id)]",
    "junction": "{id, at} or null",
    "saved": "bool"
   },
   "pitfalls": [
    "The point must lie on the wire and not at either end (not_on_wire otherwise).",
    "Both halves get new ids: Altium ids follow geometry."
   ],
   "related": [
    "altium_sch_delete_wire",
    "altium_sch_junction",
    "altium_sch_items"
   ],
   "statusVerb": null,
   "summary": "Split the wire through a point into two wires there, with a junction dot at the cut, so a new branch can end on a wire end. One undo step. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "from": [
     100.33,
     60.96
    ],
    "sheet": "C:/proj/Main.SchDoc",
    "to": [
     120.65,
     60.96
    ]
   },
   "hint": "Read ids with sch_items. from/to matches one segment, not a whole route.",
   "input": {
    "at": "[x, y] mm: every wire passing through the point",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "from": "[x, y] mm, with to: the wire with exactly these ends (either order)",
    "ids": "[wire id, ...]",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)",
    "to": "[x, y] mm"
   },
   "longRunning": false,
   "name": "altium_sch_delete_wire",
   "output": {
    "deleted": "[{id, from, to}]",
    "junctionsRemoved": "[[x, y]]",
    "saved": "bool"
   },
   "pitfalls": [
    "A polyline drawn in the editor is several wires sharing ends: from/to names one segment of it.",
    "An Altium wire is one polyline: deleting it removes all its segments; split it first to cut one out."
   ],
   "related": [
    "altium_sch_items",
    "altium_sch_split_wire",
    "altium_sch_junction",
    "altium_sch_connect_pins"
   ],
   "statusVerb": null,
   "summary": "Delete wires or bus segments by id, by their two ends, or every wire through a point, and remove junction dots that no longer join three or more items. One undo step. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "edits": [
     {
      "by": [
       0,
       2.54
      ],
      "net": "VOUT"
     }
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "text picks every label with that text (or the one at at); net picks every label of the net. Read ids with sch_items.",
   "input": {
    "dryRun": "bool, default false: answer the plan and change nothing",
    "edits": "[{id | text (with at?: [x, y] to pick one) | net (every label of the net), rotation?: 0|90|180|270, to?: [x, y] mm (one label only), by?: [dx, dy] mm, rename?: string}] (required)",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)"
   },
   "longRunning": false,
   "name": "altium_sch_edit_label",
   "output": {
    "edited": "[{id, text, at, rotation}]",
    "failed": "[{edit, error}]",
    "saved": "bool"
   },
   "pitfalls": [
    "A label joins a net only where it sits on a wire or a pin end: moving it off disconnects it.",
    "rename changes only the labels picked: other labels with the old name stay on the old net."
   ],
   "related": [
    "altium_sch_items",
    "altium_sch_connect",
    "altium_sch_edit"
   ],
   "statusVerb": null,
   "summary": "Edit net labels: rotate, move to a point or by a delta, rename, or move every label of a net at once. One undo step. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "sheet": "C:/proj/Main.SchDoc",
    "texts": [
     {
      "at": [
       50.8,
       30.48
      ],
      "bold": true,
      "sizeMm": 2.54,
      "text": "USB input stage"
     }
    ]
   },
   "hint": "Net names are labels, not text: use sch_connect for them. Newlines in text become line breaks.",
   "input": {
    "dryRun": "bool, default false: answer the plan and change nothing",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)",
    "texts": "[{text, at: [x, y] mm, rotation?: 0|90|180|270, sizeMm?: 1.27, justify?: \"left bottom\", bold?: false, italic?: false}] (required)"
   },
   "longRunning": false,
   "name": "altium_sch_text",
   "output": {
    "added": "[{id, text, at}]",
    "saved": "bool"
   },
   "pitfalls": [
    "Altium sizes text in points; sizeMm is converted (10 pt is about 2.54 mm). Text is one line."
   ],
   "related": [
    "altium_sch_items",
    "altium_sch_edit_label"
   ],
   "statusVerb": null,
   "summary": "Add free text to a sheet (a note, a title, a design comment) with size, angle, justification, bold and italic. Text has no electrical meaning. One undo step. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "pairs": [
     {
      "from": "U1.1",
      "to": "R2.1"
     },
     {
      "first": "v",
      "from": "U1.2",
      "to": "C3.1"
     }
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "Pins are matched by number, then by name. Aligned pins get one straight wire; otherwise the route turns once. Check the result with sch_pins (connectedPins) or run_erc.",
   "input": {
    "dryRun": "bool, default false: answer the plan and change nothing",
    "pairs": "[{from: \"U1.1\", to: \"R5.2\", first?: h|v (the leg to draw first; default along the axis the from pin points), via?: [[x, y], ...] mm waypoints}] (required)",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)"
   },
   "longRunning": false,
   "name": "altium_sch_connect_pins",
   "output": {
    "failed": "[{from, to, error}]",
    "junctionsAdded": "[[x, y]]",
    "routes": "[{from, to, points: [[x, y]], ids: [wire id]}]",
    "saved": "bool",
    "wired": "int"
   },
   "pitfalls": [
    "The route does not avoid part bodies or other wires: a leg running along another wire merges the two nets. Steer with first or via, and check with sch_pins."
   ],
   "related": [
    "altium_sch_pins",
    "altium_sch_connect",
    "altium_sch_delete_wire",
    "altium_run_erc"
   ],
   "statusVerb": null,
   "summary": "Wire pins to pins on a sheet by Ref.Pin: an L-shaped route (one horizontal and one vertical leg) for each pair, with a junction dot wherever a route meets an existing wire in a T. One undo step. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "busLabel": "D[0..1]",
    "pins": [
     "U1.1",
     "U1.7"
    ],
    "prefix": "D",
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "Members name the nets: members lists them in pin order, or prefix plus start counts up. Refused with entry_off_bus when an entry would miss the bus: extend the bus with sch_bus first.",
   "input": {
    "bus": "id of the bus segment (default the only bus on the sheet)",
    "busLabel": "\"D[0..7]\": also label the bus",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "entry": "up|down (a vertical bus) or left|right (a horizontal bus): the way the entries lean",
    "members": "[\"D0\", \"D1\"]: the member names in pin order",
    "pins": "[\"U1.1\", \"U1.2\"] Ref.Pin, in member order (required)",
    "prefix": "\"D\": or name members prefix + number",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)",
    "start": "int, default 0: the first number with prefix"
   },
   "longRunning": false,
   "name": "altium_sch_connect_to_bus",
   "output": {
    "busLabel": "string or null",
    "connected": "[{pin, member, wireId, entryId}]",
    "failed": "[{pin, error}]",
    "saved": "bool"
   },
   "pitfalls": [
    "Pins should face the bus; a pin facing away gets a wire across its own part.",
    "Two pins at the same height on a vertical bus share an entry point and collide: offset them or lean the entries differently."
   ],
   "related": [
    "altium_sch_bus",
    "altium_sch_bus_entry",
    "altium_sch_pins"
   ],
   "statusVerb": null,
   "summary": "Fan pins onto a bus: for each pin a wire running to the bus, a 45-degree bus entry onto it and a member label (D0, D1 ...) on the wire. One undo step. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "box": [
     90,
     40,
     160,
     120
    ],
    "by": [
     25.4,
     0
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "Parts move by their anchor point. Move by a pure dx or a pure dy to keep stretched wires straight.",
   "input": {
    "box": "[x1, y1, x2, y2] mm (required)",
    "by": "[dx, dy] mm (required)",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "junctions": "bool, default true: move junctions and no-connect markers",
    "labels": "bool, default true: move labels and texts",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)",
    "wires": "bool, default true: move wires, buses and bus entries"
   },
   "longRunning": false,
   "name": "altium_sch_move_region",
   "output": {
    "moved": "{parts, wires, buses, busEntries, labels, texts, junctions, noConnects, sheets: [id]}",
    "saved": "bool"
   },
   "pitfalls": [
    "A wire with one end in the box stretches diagonally when dx and dy are both non-zero.",
    "Keep the move on the sheet's grid, or pins and wires stop meeting.",
    "A multi-part component whose parts sit on both sides of the edge splits up."
   ],
   "related": [
    "altium_sch_edit",
    "altium_sch_items"
   ],
   "statusVerb": null,
   "summary": "Move everything inside a box by (dx, dy): parts, wire ends inside the box (wires crossing its edge stretch), labels, junctions, no-connect markers, texts, bus entries and sheet symbols. One undo step. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "dryRun": false,
    "sheet": "C:/proj/Power.SchDoc",
    "toleranceMm": 0.5
   },
   "hint": "Only dangling wire ends move. Read the moves before applying them: diagonal:true means the snapped wire is no longer horizontal or vertical. Check with run_erc after.",
   "input": {
    "dryRun": "bool, default TRUE",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)",
    "toleranceMm": "number, default 0.5"
   },
   "longRunning": false,
   "name": "altium_sch_fix_connectivity",
   "output": {
    "moves": "[{wireId, from, to, onto: {kind, id}, diagonal: bool}]",
    "saved": "bool",
    "unresolved": "[[x, y]]: dangling ends with nothing close"
   },
   "pitfalls": [
    "dryRun defaults to true: nothing changes until dryRun:false.",
    "A wide tolerance can snap onto the wrong pin: keep it under half the sheet's grid."
   ],
   "related": [
    "altium_sch_trace_point",
    "altium_run_erc"
   ],
   "statusVerb": null,
   "summary": "Snap near-miss wire ends onto the pin, label, sheet pin or wire end they almost touch, within a tolerance. dryRun (the default) lists the moves; dryRun:false makes them. Coordinates are mm in the sheet's frame (Altium's own, y up), the EDA Bridge Standard's schematic frame.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "paper": "A3",
    "rev": "B",
    "sheet": "C:/proj/Main.SchDoc",
    "title": "Main board"
   },
   "hint": "With no change arguments it only reads. An empty string removes a title-block field. Each sheet of a hierarchy has its own page.",
   "input": {
    "comments": "[string]: comment lines in order",
    "company": "string",
    "date": "string",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "heightMm": "number (custom paper)",
    "orientation": "portrait|landscape",
    "paper": "A5 to A0, A to E, USLetter, USLegal, USLedger or custom",
    "rev": "string",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)",
    "title": "string",
    "widthMm": "number (custom paper)"
   },
   "longRunning": false,
   "name": "altium_sch_page",
   "output": {
    "changed": "bool",
    "heightMm": "number",
    "orientation": "string",
    "paper": "string",
    "saved": "bool",
    "titleBlock": "{title, date, rev, company, comments}",
    "widthMm": "number"
   },
   "pitfalls": [
    "Shrinking the paper moves nothing: items outside the new frame stay where they are (render_schematic shows it).",
    "Altium's title block shows Title, Date, Revision and CompanyName; comments are kept as parameters Comment1, Comment2... A5 has no Altium sheet style and is set as a custom size."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "Read or set a sheet's page: paper size, orientation and title block (title, date, revision, company, comment lines). Millimetres, the sheet's frame (y up).",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "project": "C:/proj/Board.PrjPcb",
    "sheet": "C:/proj/Power.SchDoc",
    "sheetName": "Power",
    "title": "Power"
   },
   "hint": "Without project the sheet stands alone. With project it is linked from the root sheet as a child sheet with the next page number.",
   "input": {
    "at": "[x, y] mm: where the sheet symbol goes on the root",
    "comments": "[string]",
    "company": "string",
    "date": "string",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "heightMm": "number (custom)",
    "orientation": "portrait|landscape",
    "paper": "A4, A3 ... USLetter or custom",
    "project": "path: add the sheet to this project under its root sheet",
    "rev": "string",
    "sheet": "path of the sheet to create (required)",
    "sheetName": "string: the sheet symbol's name in the root",
    "title": "string",
    "widthMm": "number (custom)"
   },
   "longRunning": false,
   "name": "altium_sch_create",
   "output": {
    "created": "bool",
    "page": "int",
    "sheet": "path",
    "sheetSymbol": "{id, name, at} or null"
   },
   "pitfalls": [
    "Never overwrites: an existing file is refused.",
    "A new child sheet has no pins on its symbol: add hierarchical ports inside, then sch_sheet_pins {import:true}.",
    "Made from Altium's ANSI B Landscape template and resized; the page number is one past the project's highest."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "Create an empty schematic sheet with a paper size and title block; optionally add it to a project as a child sheet of the root. It places no parts or nets (build_schematic does). Millimetres, the sheet's frame (y up).",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "project": "C:/proj/Board.PrjPcb",
    "renumber": true
   },
   "hint": "Pass the root sheet or the project. renumber writes only the numbers that change.",
   "input": {
    "dryRun": "bool, default false: answer the plan and change nothing",
    "project": "path to the project (instead of sheet)",
    "renumber": "bool, default false",
    "sheet": "path to the root sheet"
   },
   "longRunning": false,
   "name": "altium_sch_hierarchy",
   "output": {
    "duplicatePages": "[int]",
    "problems": "[{sheet, problem: missing|unreadable|recursive}]",
    "renumbered": "[{sheet, from, to}]",
    "tree": "[{name, file, id, path, page, at, sizeMm, pins: [{name, kind}], children: [...]}]"
   },
   "pitfalls": [
    "A sheet file used by two sheet symbols appears twice in the tree (one instance each) but is one file.",
    "Read from the saved files without Altium: save open sheets first."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "The sheet tree of a design, recursively: each sheet's name, file, id, instance path, page number, position, size and pins. renumber:true renumbers pages depth-first from the root. Millimetres, the sheet's frame (y up).",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "import": true,
    "sheet": "C:/proj/Main.SchDoc",
    "sheetSymbol": "Power"
   },
   "hint": "Inputs go on the left edge and outputs on the right by default, in the first free slot. A pin joins the child's hierarchical port of the same name; wire it on the parent side at its at.",
   "input": {
    "action": "list|add|edit|delete, default list",
    "at": "[x, y] mm: snapped to the nearest edge point",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "import": "bool",
    "kind": "input|output|bidirectional|tri_state|passive",
    "name": "string: the pin",
    "newName": "string (edit)",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the parent sheet (required)",
    "sheetSymbol": "the sheet symbol's name or id (default: validate checks every one)",
    "side": "left|right|top|bottom",
    "validate": "bool"
   },
   "longRunning": false,
   "name": "altium_sch_sheet_pins",
   "output": {
    "added": "[name]",
    "pins": "[{id, name, kind, side, at}]",
    "problems": "[{sheetSymbol, pin, problem: no_port|no_pin|kind_mismatch}]",
    "saved": "bool"
   },
   "pitfalls": [
    "Renaming a pin does not rename the port inside the child sheet: validate afterwards.",
    "A pin moved or deleted leaves its parent-side wire dangling.",
    "Altium has no tri-state or passive sheet entry: tri_state is stored as bidirectional, passive as unspecified."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "A sheet symbol's pins: list, add, edit (rename, kind, move along an edge) or delete. import:true adds a pin for every hierarchical port inside the child sheet that the symbol lacks; validate:true reports ports without pins, pins without ports and kind mismatches. Millimetres, the sheet's frame (y up).",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "references": [
     "R5",
     "C3"
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "Font and visibility stay as they are; only position, angle and justification move.",
   "input": {
    "all": "bool: every part on the sheet",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "fields": "[designator, value] by default; other field names as the tool names them",
    "references": "[\"R5\", \"C3\"]",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)"
   },
   "longRunning": false,
   "name": "altium_sch_reset_fields",
   "output": {
    "reset": "[{ref, field}]",
    "saved": "bool"
   },
   "pitfalls": [
    "The library's offsets are what the symbol's author drew; the tool's automatic field placement may put them elsewhere.",
    "Positions come from the part's library file (its library path); parts from integrated or database libraries have none and are reported."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "Put parts' designator and value text (or the named fields) back where the library symbol places them, through each part's rotation and mirror. One undo step. Millimetres, the sheet's frame (y up).",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "dryRun": true,
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "Run with dryRun first. A symbol whose new version drops a placed pin is refused unless force:true. Check the sheet afterwards with run_erc.",
   "input": {
    "dryRun": "bool, default false: answer the plan and change nothing",
    "force": "bool, default false: update even when a placed pin would be dropped",
    "library": "path to one library to take them all from (with symbols)",
    "save": "bool, default true: save the sheet after the edit",
    "sheet": "path to the schematic sheet file (required)",
    "symbols": "[library symbol name or id, ...] (default all)"
   },
   "longRunning": false,
   "name": "altium_sch_update_from_library",
   "output": {
    "changed": "[{symbol, pinsAdded, pinsRemoved}]",
    "notFound": "[symbol]",
    "refused": "[{symbol, droppedPins}]",
    "saved": "bool",
    "unchanged": "[symbol]"
   },
   "pitfalls": [
    "A pin that moved in the library moves off its wire: check with sch_pins or run_erc after an update that reports changes.",
    "Altium cannot compare graphics from the sheet: a symbol with the same pins is reported unchanged unless named in symbols or library is given, which re-places it anyway."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "Update the placed symbols on a sheet from their libraries (all, or the listed ones) and report which changed, which already matched and which no library has. Millimetres, the sheet's frame (y up).",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "baseline": "compare",
    "sheet": "C:/proj/Power.SchDoc"
   },
   "hint": "A sub-sheet renders with its real designators. compare renders at the baseline's width and passes when driftPercent <= threshold. show_* verbs open a window; this one does not.",
   "input": {
    "baseline": "set|compare",
    "drawingSheet": "bool, default true: include the frame and title block",
    "outputDir": "folder for the image (default beside the project)",
    "sheet": "path to the schematic sheet file (required)",
    "threshold": "percent of pixels, default 0.5 (compare)",
    "width": "int px, default 2000"
   },
   "longRunning": false,
   "name": "altium_render_schematic",
   "output": {
    "changedRegionMm": "[x1, y1, x2, y2] (compare)",
    "diffPng": "path: the changed pixels in red (compare)",
    "driftPercent": "number (compare)",
    "height": "int",
    "pass": "bool (compare)",
    "png": "path",
    "rendererChanged": "bool: the tool's plotter changed since the baseline",
    "width": "int"
   },
   "pitfalls": [
    "Anti-aliasing differs between tool versions: rendererChanged:true means drift may not be a design change.",
    "A baseline is per sheet and per width; a paper size change reads as 100 percent drift.",
    "Altium prints the sheet to PDF (through its project when one beside it lists the sheet) and Windows renders it.",
    "Windows scales the image by the display's scale factor; the bridge asks again to correct it, so width is within a pixel of the one asked (800 px is 799 at 150%): compare uses the baseline's own size.",
    "Altium's print now and then leaves the title block's special strings (=Title, sheet numbers) unfilled; a failed comparison prints once more and keeps the closer image (reprinted:true), so drift confined to the title block is usually that."
   ],
   "related": [
    "altium_export_pdf",
    "altium_show_schematic"
   ],
   "statusVerb": null,
   "summary": "Render a sheet to an image without opening a window, through the tool's own plotter, and keep visual baselines: baseline set stores the image, baseline compare reports the pixel drift, the changed region and a diff image.",
   "timeoutSeconds": 400
  },
  {
   "example": {
    "expectedRevision": "<rev>",
    "filePath": "C:/proj/Board.PcbDoc",
    "refs": [
     "TP3"
    ]
   },
   "hint": "Each removed part lists the nets its pads carried. A locked part is refused (part_locked) unless allowLocked:true.",
   "input": {
    "allowLocked": "bool, default false",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "expectedRevision": "string: the revision you last read (routing_state); refused with stale_board if the board changed",
    "filePath": "path to the board file (default: the board open in the tool)",
    "refs": "[\"R7\", \"R8\"] (required)"
   },
   "longRunning": false,
   "name": "altium_remove_parts",
   "output": {
    "failed": "[{ref, error}]",
    "removed": "[{ref, nets: [string]}]",
    "revision": "string: the board's new revision"
   },
   "pitfalls": [
    "Tracks and vias that met the pads stay: routing_state shows what is left dangling.",
    "A part still in the schematic comes back at the next update_pcb.",
    "Altium's lock is the part's Moveable flag."
   ],
   "related": [
    "altium_routing_state",
    "altium_move_parts"
   ],
   "statusVerb": null,
   "summary": "Remove placed parts from the board by designator, as one undo step. The library is not touched (that is remove_footprint).",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "edits": [
     {
      "dnp": true,
      "ref": "R7",
      "value": "4k7"
     }
    ],
    "expectedRevision": "<rev>",
    "filePath": "C:/proj/Board.PcbDoc"
   },
   "hint": "Fields the tool requires (designator, value) cannot be removed. Read the parts first with component_data.",
   "input": {
    "dryRun": "bool, default false: answer the plan and change nothing",
    "edits": "[{ref, value?, newRef?, fields?: {name: value | null (remove)}, dnp?: bool, excludeFromBom?: bool, excludeFromPos?: bool, mount?: smd|through_hole|other, locked?: bool}] (required)",
    "expectedRevision": "string: the revision you last read (routing_state); refused with stale_board if the board changed",
    "filePath": "path to the board file (default: the board open in the tool)"
   },
   "longRunning": false,
   "name": "altium_edit_parts",
   "output": {
    "edited": "[{ref, before, after}]",
    "failed": "[{ref, error}]",
    "revision": "string: the board's new revision"
   },
   "pitfalls": [
    "Board-side edits of what the schematic owns are lost at the next update_pcb: change the schematic instead (sch_edit).",
    "A designator already taken is refused.",
    "On Altium the board edits designator, value (comment), the lock and BOM exclusion (component kind Standard (no BOM)); do-not-populate is a variant (altium_variants), mounting comes from the footprint and parameters from the schematic: those answer not_supported per field."
   ],
   "related": [
    "altium_routing_state",
    "altium_move_parts"
   ],
   "statusVerb": null,
   "summary": "Edit placed parts: value, designator, any field (add, change, remove), do-not-populate, exclusion from the BOM or position files, mounting type and the lock. One undo step.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "expectedRevision": "<rev>",
    "filePath": "C:/proj/Board.PcbDoc",
    "mode": "top",
    "refs": [
     "C4",
     "C5",
     "C6"
    ]
   },
   "hint": "Without to, left takes the group's smallest x, right the largest, top the highest edge and bottom the lowest (y up); centre lines take the mean. distribute keeps the outer two in place.",
   "input": {
    "allowOutside": "bool, default false",
    "allowOverlap": "bool, default false",
    "by": "courtyard|anchor, default courtyard",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "expectedRevision": "string: the revision you last read (routing_state); refused with stale_board if the board changed",
    "filePath": "path to the board file (default: the board open in the tool)",
    "gapMm": "number: the spacing for distribute (default even spacing between the outer two)",
    "mode": "left|right|top|bottom|centerX|centerY|distributeX|distributeY (required)",
    "refs": "[\"C1\", \"C2\", \"C3\"] (required)",
    "to": "mm: the line to align on (default from the group)"
   },
   "longRunning": false,
   "name": "altium_align_parts",
   "output": {
    "mismatches": "[{ref, asked, got}]",
    "revision": "string: the board's new revision",
    "targets": "[{ref, x, y}]"
   },
   "pitfalls": [
    "Rotation and side are kept: align parts of the same orientation for a clean row.",
    "A courtyard collision or a part off the board is refused, as in move_parts.",
    "Altium courtyards are not read: the part box is its pads' extent."
   ],
   "related": [
    "altium_routing_state",
    "altium_move_parts"
   ],
   "statusVerb": null,
   "summary": "Line parts up on a common left, right, top, bottom or centre line, or space them evenly, by courtyard box or by anchor point. One undo step, with move_parts' checks.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "count": 4,
    "filePath": "C:/proj/Board.PcbDoc"
   },
   "hint": "New inner layers are signal layers In1.Cu ... Read the result with layer_stack.",
   "input": {
    "count": "2|4|6|8 (required)",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "expectedRevision": "string: the revision you last read (routing_state); refused with stale_board if the board changed",
    "filePath": "path to the board file (default: the board open in the tool)"
   },
   "longRunning": false,
   "name": "altium_set_layer_count",
   "output": {
    "layers": "[string]: the copper layers now",
    "revision": "string: the board's new revision",
    "stackup": "the new stack-up, as layer_stack answers it"
   },
   "pitfalls": [
    "A layer being removed that still carries copper or graphics is refused (layers_in_use, with the counts per layer).",
    "New dielectrics are generic: re-check an impedance-controlled stack-up with layer_stack.",
    "Net classes and design rules are not changed.",
    "Altium adds inner signal layers (Mid-Layers) and removes inner layers from the bottom up; the board thickness is kept by spreading the dielectrics evenly."
   ],
   "related": [
    "altium_routing_state",
    "altium_move_parts"
   ],
   "statusVerb": null,
   "summary": "Set the board's copper layer count (2, 4, 6 or 8): the layer table and the stack-up, keeping the board thickness.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "box": [
     10,
     10,
     30,
     25
    ],
    "expectedRevision": "<rev>",
    "filePath": "C:/proj/Board.PcbDoc",
    "offset": [
     25,
     0
    ],
    "refPattern": {
     "from": "CH1_*",
     "to": "CH2_*"
    }
   },
   "hint": "A track is copied when both ends are in the box, a via when its centre is. Without a remap the copy keeps its nets. Dry-run first and check netMap.",
   "input": {
    "box": "[x1, y1, x2, y2] mm (required): the source",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "expectedRevision": "string: the revision you last read (routing_state); refused with stale_board if the board changed",
    "filePath": "path to the board file (default: the board open in the tool)",
    "keepUnmappedNets": "bool, default false",
    "layers": "[layer]: copy only these",
    "netMap": "{\"SIG\": \"SIG2\"}: overrides",
    "offset": "[dx, dy] mm (required)",
    "refMap": "{\"U1\": \"U5\"}: pair parts, so each pad's net maps to the partner pad's net",
    "refPattern": "{from: \"CH1_*\", to: \"CH2_*\"}: pair parts by designator pattern",
    "validate": "bool, default true: run the tool's DRC on the result before committing"
   },
   "longRunning": false,
   "name": "altium_copy_routing",
   "output": {
    "copied": "{tracks: int, vias: int}",
    "drc": "{ran, newErrors}",
    "netMap": "{from: to}: the pairing used",
    "revision": "string: the board's new revision",
    "skipped": "[{item, why}]"
   },
   "pitfalls": [
    "Only through vias are copied: blind and buried vias are skipped.",
    "The copy connects only where the target pads sit at the same offset: place the target channel identically first (replicate_layout).",
    "One source net mapping to two target nets is refused (net_map_conflict) unless netMap settles it.",
    "Arcs are listed under skipped, not copied, on Altium yet.",
    "validate runs Altium's batch DRC before and after: a copy that adds errors is taken back out (rolledBack:true)."
   ],
   "related": [
    "altium_routing_state",
    "altium_move_parts"
   ],
   "statusVerb": null,
   "summary": "Copy the tracks and vias inside a box to an offset, remapping nets by pairing parts (a designator map or pattern), so a repeated channel gets the same routing. One undo step.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "filePath": "C:/proj/Board.PcbDoc",
    "mode": "pads",
    "refs": [
     "U1"
    ],
    "thresholdMm": 0.2
   },
   "hint": "The standard's shared check on the board model and the parts' 3D bodies: courtyard mode compares part boxes (pads plus bodies) on the same side, pads mode compares pad copper of different parts on a shared layer by its real outline (round pads as circles or stadiums, turned pads turned).",
   "input": {
    "filePath": "path to the board file (default: the board open in the tool)",
    "includeSameNet": "bool, default false (pads)",
    "maxPairs": "int, default 200",
    "mode": "courtyard|pads, default courtyard",
    "refs": "[\"U1\", \"C3\"]: keep pairs that involve one of these (default every part)",
    "thresholdMm": "number, default 0.25 (courtyard) or 0.2 (pads)"
   },
   "longRunning": false,
   "name": "altium_check_clearance",
   "output": {
    "clean": "bool",
    "engine": "string",
    "measuredOn": "what was compared",
    "pairs": "[{a, b, distanceMm, overlapping: bool, touching: bool}] closest first",
    "pairsChecked": "int",
    "thresholdMm": "number",
    "truncated": "bool",
    "violationCount": "int"
   },
   "pitfalls": [
    "Altium courtyards are not read: a part is its pads plus its 3D body. The tool's DRC (run_drc, Component Clearance) is the authority."
   ],
   "related": [
    "altium_routing_state",
    "altium_move_parts",
    "altium_place_decoupling",
    "altium_placement_check"
   ],
   "statusVerb": null,
   "summary": "Measure the gaps between parts, courtyard to courtyard or pad copper to pad copper, for the listed parts or the whole board, and report every pair under a threshold, closest first.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "dryRun": true,
    "filePath": "C:/proj/Board.PcbDoc",
    "layer": "Dwgs.User"
   },
   "hint": "Board-level graphics only; graphics inside parts are footprint_primitives. An unknown id refuses the whole call (unknown_ids).",
   "input": {
    "dryRun": "bool, default false: answer the plan and change nothing",
    "expectedRevision": "string: the revision you last read (routing_state); refused with stale_board if the board changed",
    "filePath": "path to the board file (default: the board open in the tool)",
    "ids": "[id]",
    "kinds": "[line|rect|circle|arc|polygon|text|dimension]",
    "layer": "\"F.SilkS\": every graphic on this layer"
   },
   "longRunning": false,
   "name": "altium_remove_graphics",
   "output": {
    "removed": "[{id, kind, layer, points}]",
    "revision": "string: the board's new revision"
   },
   "pitfalls": [
    "Removing Edge.Cuts graphics removes the board outline.",
    "A layer or kind filter without ids removes every match: dry-run it first.",
    "With no ids, layer or kinds it only lists the board graphics with their ids (Altium items have none: an id is a hash of kind, layer and geometry)."
   ],
   "related": [
    "altium_routing_state",
    "altium_move_parts"
   ],
   "statusVerb": null,
   "summary": "Remove board graphics (lines, rectangles, circles, arcs, polygons, texts, dimensions) by id, or every one on a layer and of a kind. One undo step.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "filePath": "C:/proj/Board.PcbDoc"
   },
   "hint": "Send the archive to a fab that takes ODB++ instead of Gerbers. export_manufacturing makes the Gerber set.",
   "input": {
    "compression": "zip|tgz|none, default zip",
    "filePath": "path to the board file (default: the board open in the tool)",
    "outputDir": "folder for the output (default beside the board)",
    "units": "mm|in, default mm"
   },
   "longRunning": false,
   "name": "altium_export_odb",
   "output": {
    "files": "[path]",
    "outputDir": "path"
   },
   "pitfalls": [
    "Run run_drc first: the file carries the board's errors with it.",
    "Altium writes it with its manufacturing template's settings: units, compression and version options are reported under optionsNotApplied.",
    "The board must be a document of a .PrjPcb in its folder."
   ],
   "related": [
    "altium_export_manufacturing",
    "altium_run_drc"
   ],
   "statusVerb": null,
   "summary": "Export the board as ODB++ (copper, drill, stack-up, netlist and parts in one archive) through the tool's own exporter.",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "bomFields": {
     "mpn": "MPN"
    },
    "filePath": "C:/proj/Board.PcbDoc"
   },
   "hint": "Name the part fields with bomFields, or the BOM inside the file carries no part numbers.",
   "input": {
    "bomFields": "{mpn, manufacturer, distributorPn, distributor}: the part field names that carry these, so the embedded BOM is useful to the fab",
    "compress": "bool, default false: zip the XML",
    "filePath": "path to the board file (default: the board open in the tool)",
    "outputDir": "folder for the output (default beside the board)",
    "units": "mm|in, default mm",
    "version": "B|C, default C"
   },
   "longRunning": false,
   "name": "altium_export_ipc2581",
   "output": {
    "file": "path"
   },
   "pitfalls": [
    "Run run_drc first: the file carries the board's errors with it.",
    "Altium writes it with its manufacturing template's settings: units, compression and version options are reported under optionsNotApplied.",
    "The board must be a document of a .PrjPcb in its folder."
   ],
   "related": [
    "altium_export_manufacturing",
    "altium_run_drc"
   ],
   "statusVerb": null,
   "summary": "Export the board as IPC-2581: one XML file with copper, drill, stack-up, netlist and BOM, through the tool's own exporter.",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "dimensionsMm": {
     "A": 1.75,
     "D": 4.9,
     "E": 6.0,
     "E1": 3.9,
     "e": 1.27,
     "pins": 8
    },
    "family": "soic",
    "outputPath": "C:/lib/SOIC8.step"
   },
   "hint": "The body is in the package's own frame (IPC-7351 zero orientation, pin 1 top-left, seated on z = 0), ready for add_body. Compare bboxMm with the datasheet's body size before attaching it.",
   "input": {
    "dimensionsMm": "{letter: mm}: the package drawing's JEDEC letters (A height, A1 standoff, D body length, E lead span, E1 body width, D1 body length of a QFP, b lead width, e pitch, L lead length, c lead thickness, D2/E2 exposed pad) plus pins (rows, cols for a BGA); a missing one takes the family's default",
    "family": "chip | soic | qfn | qfp | bga | sot23 | dfn | melf | ecap | crystal | header (required; an unknown one is answered with the families the bridge supports)",
    "marking": "text on the top face (an MPN or a value code); a newline starts a second line. Capitals, digits and - + / . in a segment font, sized to fit the top",
    "markingStyle": "raised (30 um proud, the default) | engraved (a 5 um layer flush on the top: the body is not cut)",
    "outputPath": "the .step file to write (required)"
   },
   "longRunning": false,
   "name": "altium_generate_body",
   "output": {
    "bboxMm": "{x, y, z}",
    "dimensionsMm": "{letter: mm}: every dimension used, defaults included",
    "families": "[string] (when family is unknown)",
    "family": "string",
    "marking": "string | null",
    "solids": "int",
    "stepPath": "path"
   },
   "pitfalls": [
    "A wrong dimension gives a plausible but wrong body: nothing checks it against a datasheet.",
    "Written by the bridge, no CAD tool needed: plain prisms (round cans and balls are many-sided), a dark body and bright leads.",
    "A marking is real geometry in a segment font: very small text on a small package is unreadable, which is not an error; characters the font does not draw are listed under notApplied."
   ],
   "related": [
    "altium_add_body",
    "altium_bodies",
    "altium_export_step"
   ],
   "statusVerb": null,
   "summary": "Make a part's 3D body from its package family and its datasheet dimensions (chip, SOIC, QFN, QFP, BGA, SOT-23, DFN, MELF, electrolytic can, crystal, pin header), to IPC-7351 proportions, and write it as a STEP file.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "libraryPath": "C:/lib/Parts.PcbLib",
    "metadata": {
     "description": "SOIC-8, wider pads"
    },
    "name": "SOIC8",
    "pads": [
     {
      "number": "1",
      "set": {
       "sizeMm": [
        1.6,
        0.6
       ]
      }
     }
    ]
   },
   "hint": "Operations run in the order pads, addPads, renumber, graphics, metadata, models. An edited pad keeps its id. Positions are mm from the footprint's origin, as read_footprint gives them.",
   "input": {
    "addPads": "[pad]: {number, at, sizeMm, shape, drillMm, layers, rotation, type}",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "graphics": "[{layer, mode: append|replace|delete, widthMm?, shapes: [{type: line {start, end} | arc {center, radius, startAngle, endAngle} | rect {start, end} | circle {center, radius} | poly {points}}]}]",
    "libraryPath": "path to the footprint library (required)",
    "metadata": "{description?, tags?, attributes?}",
    "models": "{mode: replace|append|delete, list: [{path, offset, scale, rotate}]}",
    "name": "the footprint's name (required)",
    "pads": "[{number, set?: {sizeMm, at, shape, drillMm, layers, rotation, type, newNumber}, delete?: true}]",
    "renumber": "{map: {\"1\": \"A1\"}} | {sequential: true, start?: 1}"
   },
   "longRunning": false,
   "name": "altium_edit_footprint",
   "output": {
    "changes": "[string]: what was done, in order (ok:... or err:...)",
    "footprint": "{pads, graphics, courtyardMm} read back",
    "notApplied": "[string]"
   },
   "pitfalls": [
    "Boards that already use the footprint keep their own copy: update them with swap_footprint.",
    "Graphics replace and delete touch shapes only, never text on that layer.",
    "An Altium footprint has no tags or BOM attributes (they belong to the placed part): those are reported under notApplied.",
    "Models are aligned onto the pads by add_body: offset, scale and rotate are reported under notApplied."
   ],
   "related": [
    "altium_read_footprint",
    "altium_swap_footprint",
    "altium_add_body"
   ],
   "statusVerb": null,
   "summary": "Edit a library footprint in place: change, delete, add or renumber pads; add, replace or delete graphics on a layer; set its description; replace, add or delete 3D models. Everything not edited stays as it was.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "at": [
     5,
     15
    ],
    "layer": "F.SilkS",
    "svgPath": "C:/art/logo.svg",
    "widthMm": 12
   },
   "hint": "Filled shapes import; text and images are listed in skipped (convert text to paths first). A shape inside another becomes a hole.",
   "input": {
    "anchor": "topleft|center, default topleft: which point of the artwork at names",
    "at": "[x, y] mm (required)",
    "dryRun": "bool, default false: answer the plan and change nothing",
    "expectedRevision": "string: the revision you last read (routing_state); refused with stale_board if the board changed",
    "filePath": "path to the board file (default: the board open in the tool)",
    "layer": "default F.SilkS",
    "mirror": "bool, default true on bottom layers",
    "net": "a net for artwork on copper",
    "scale": "number, default 1",
    "svg": "the SVG text (instead of svgPath)",
    "svgPath": "path to the .svg",
    "toleranceMm": "number, default 0.02: curve flattening",
    "widthMm": "number: the artwork's width (or scale)"
   },
   "longRunning": false,
   "name": "altium_import_svg",
   "output": {
    "holes": "int",
    "ids": "[id]",
    "polygons": "int",
    "revision": "string: the board's new revision",
    "sizeMm": "[w, h]",
    "skipped": "[{element, why}]"
   },
   "pitfalls": [
    "Stroke-only artwork imports nothing: give the SVG filled shapes.",
    "On copper the shapes are graphics: give net to tie them to a net, and run run_drc.",
    "On a bottom layer the artwork is mirrored so it reads correctly from the back; mirror:false keeps it as drawn.",
    "Without widthMm the size comes from the SVG's width in mm or in, else 96 px to the inch."
   ],
   "related": [
    "altium_routing_state",
    "altium_remove_graphics",
    "altium_render_board_layers"
   ],
   "statusVerb": null,
   "summary": "Import SVG artwork (a logo, a label) as filled polygons on a silkscreen, copper, mask or user layer, at a position and size; curves flattened, holes kept. One undo step.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "filePath": "C:/proj/Board.PcbDoc",
    "uniquePins": true
   },
   "hint": "Ask the fixture or assembly house which options it needs; uniquePins is the common one.",
   "input": {
    "filePath": "path to the board file (default: the board open in the tool)",
    "flipBottomPads": "bool, default false",
    "outputDir": "folder for the output (default beside the board)",
    "uniquePins": "bool, default false: rename duplicate pad numbers (several fixture tools need it)",
    "useDrillOrigin": "bool, default false: coordinates from the drill origin instead of the board's origin"
   },
   "longRunning": false,
   "name": "altium_export_gencad",
   "output": {
    "counts": "{components, shapes, pads, signals, routes, vias, copperWithoutNet}",
    "file": "path",
    "optionsNotApplied": "[option]"
   },
   "pitfalls": [
    "Run run_drc first: the file carries the board's errors with it.",
    "Altium has no GenCAD exporter: the bridge writes it from the board model, in inches. useDrillOrigin is reported under optionsNotApplied."
   ],
   "related": [
    "altium_export_manufacturing",
    "altium_export_ipc356"
   ],
   "statusVerb": null,
   "summary": "Export the board as GenCAD 1.4, the input of test-fixture tools and some assembly houses' CAM.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "contours": true,
    "filePath": "C:/proj/Board.PcbDoc",
    "layers": [
     "Edge.Cuts"
    ]
   },
   "hint": "One file per layer, named after the board and the layer. For an enclosure drawing export Edge.Cuts with contours:true.",
   "input": {
    "contours": "bool, default false: join outline segments into polylines (most CAM and laser tools want it)",
    "excludeDesignators": "bool, default false",
    "excludeValues": "bool, default false",
    "filePath": "path to the board file (default: the board open in the tool)",
    "layers": "[\"Edge.Cuts\", \"F.Cu\"]: layer names (required; there is no sensible default)",
    "outputDir": "folder for the output (default a DXF folder beside the board)",
    "titleBlock": "bool, default false",
    "units": "mm|in, default mm",
    "useDrillOrigin": "bool, default false"
   },
   "longRunning": false,
   "name": "altium_export_dxf",
   "output": {
    "files": "[{layer, path, entities}]",
    "optionsNotApplied": "[option]",
    "unknownLayers": "[name]"
   },
   "pitfalls": [
    "The board's DXF only: a mechanical DXF of a 3D design is a different job and not this verb.",
    "Written from the board model, not Altium's exporter: texts are not drawn, and titleBlock and useDrillOrigin are reported under optionsNotApplied."
   ],
   "related": [
    "altium_render_board_layers",
    "altium_export_step"
   ],
   "statusVerb": null,
   "summary": "Export chosen board layers to DXF, one file per layer (the outline, panel drawings, stencils, enclosure work).",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "filePath": "C:/proj/Board.PcbDoc"
   },
   "hint": "Send it with the Gerbers when the fab tests boards against the netlist. Altium writes it as its Test Point Report in IPC-D-356A, every pad and via on both sides.",
   "input": {
    "filePath": "path to the board file (default: the board open in the tool)",
    "outputDir": "folder for the output (default beside the board)"
   },
   "longRunning": false,
   "name": "altium_export_ipc356",
   "output": {
    "file": "path",
    "files": "[path]"
   },
   "pitfalls": [
    "Run run_drc first: the file carries the board's errors with it.",
    "The board must be a document of a .PrjPcb in its folder."
   ],
   "related": [
    "altium_export_manufacturing",
    "altium_netlist",
    "altium_run_drc"
   ],
   "statusVerb": null,
   "summary": "Export the IPC-D-356 netlist of the board, for bare-board electrical test (flying probe or bed of nails).",
   "timeoutSeconds": 600
  },
  {
   "example": {},
   "hint": "Cheap. Call it before an edit verb to make sure the right document is in front.",
   "input": {},
   "longRunning": false,
   "name": "altium_document_info",
   "output": {
    "kind": "project | schematic | board | library | model | other",
    "modified": "bool: it has unsaved changes",
    "name": "string",
    "path": "file path or cloud location | null",
    "project": "string | null",
    "saved": "bool: it exists as a file or a cloud item",
    "version": "int | null: the saved version, where the tool keeps versions"
   },
   "pitfalls": [
    "A schematic and a board of one design are separate documents in some tools: kind says which one is in front.",
    "Altium keeps no version numbers for local files: version is null."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "The active document: its name, what kind it is, whether it has unsaved changes, where it is saved and which version it is. Read only; opens nothing.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "save": true
   },
   "hint": "Use it to start from a clean editor. keptOpen tells you what still needs a decision.",
   "input": {
    "discardUnsaved": "bool, default false: close changed documents without saving (their changes are lost)",
    "includeScratch": "bool, default false: also close never-saved scratch documents",
    "save": "bool, default false: save each changed document, then close it",
    "under": "folder: only the documents in it (a project folder)"
   },
   "longRunning": false,
   "name": "altium_close_all_documents",
   "output": {
    "closed": "[name]",
    "keptOpen": "[{name, why: unsaved changes | scratch}]",
    "saved": "[name]"
   },
   "pitfalls": [
    "discardUnsaved loses changes that exist nowhere else: ask the person first.",
    "A scratch document was never saved, so closing one with unsaved changes loses it entirely.",
    "Altium closes a document without a dialog: a changed one stays open unless save or discardUnsaved says otherwise."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "Close every open document without a save dialog. Unsaved work is never lost by default: a document with unsaved changes stays open and is listed, unless save or discardUnsaved says what to do with it.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "project": "C:/proj/Board.PrjPcb"
   },
   "hint": "Read this before renaming, snapshotting or editing a project.",
   "input": {
    "project": "path to the project file, its folder or any of its documents (required)"
   },
   "longRunning": false,
   "name": "altium_project_info",
   "output": {
    "board": "{layers, parts, nets, sizeMm}",
    "files": "[{path, bytes, modified}]",
    "modified": "date",
    "name": "string",
    "netClasses": "[string]",
    "open": "bool: the tool has a document of this project open",
    "sheets": "the sheet tree, as sch_hierarchy answers it",
    "textVariables": "{name: value}"
   },
   "pitfalls": [
    "The board's layers, parts, nets and size come from Altium when it has the board open; net classes are listed by altium_net_classes."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "A project at a glance: name, files with sizes and dates, the sheet tree, the board (layers, parts, nets, size), text variables, net classes, last change, and whether the tool has it open. Read only.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "layers": 4,
    "name": "widget",
    "parentDir": "C:/Users/me/Documents/Projects"
   },
   "hint": "Next: draw the outline (set_outline), then place and route. fabRules is recorded, not applied.",
   "input": {
    "dryRun": "bool, default false: answer the plan and change nothing",
    "fabRules": "a fab name from adom/pcb-design-rules, recorded to apply once the board has content",
    "layers": "int, default 2",
    "name": "string (required): the project and folder name",
    "parentDir": "folder to create the project in (required)",
    "textVariables": "{\"REV\": \"A\"}",
    "title": "string"
   },
   "longRunning": false,
   "name": "altium_project_create",
   "output": {
    "files": "[path]",
    "project": "path"
   },
   "pitfalls": [
    "A folder that already holds a project is refused.",
    "The board has no outline yet: set it before routing or exporting.",
    "The sheet comes from Altium's ANSI B template, the board is Altium's default new board with its layer count set; text variables are project parameters."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "Create a new project folder with a project file, an empty schematic and an empty board (2 to 32 copper layers), with a title and text variables.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "dryRun": true,
    "newName": "widget-v2",
    "project": "C:/proj/Old.PrjPcb"
   },
   "hint": "Dry-run first: the plan lists every file renamed and what changes inside each. Close the project in the tool first.",
   "input": {
    "dryRun": "bool, default false: answer the plan and change nothing",
    "newName": "string (required)",
    "project": "path to the project file (required)"
   },
   "longRunning": false,
   "name": "altium_project_rename",
   "output": {
    "changed": "[{file, what}]",
    "renamed": "[{from, to}]"
   },
   "pitfalls": [
    "Child sheet files keep their names; only the documents named after the project are renamed.",
    "The folder keeps its name.",
    "Take a project_snapshot first if the project is not under version control.",
    "Refused while Altium has any document of the project open."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "Rename a project: the project file, the root sheet, the board and the tool's side files, with the references inside them updated. Refused while the tool has the project open.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "label": "before-routing",
    "project": "C:/proj/Board.PrjPcb"
   },
   "hint": "Take one before a risky edit (a rename, a big re-route). Libraries in sub-folders are referenced, not copied.",
   "input": {
    "label": "string: added to the folder name",
    "pdfs": "bool, default true",
    "project": "path to the project file (required)"
   },
   "longRunning": false,
   "name": "altium_project_snapshot",
   "output": {
    "files": "[path]",
    "folder": "path",
    "pdfs": "{made: [path], skipped: why}"
   },
   "pitfalls": [
    "A snapshot of an open project holds what is saved on disk, not unsaved edits: save first.",
    "The PDF holds every sheet and the board's composite print (altium_export_pdf)."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "A dated copy of the project's documents into <project>/snapshots/<stamp>[-label]/, with PDFs of the schematic and the board made by the tool.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "filePath": "C:/proj/Board.PcbDoc",
    "ref": "U3"
   },
   "hint": "Reads the open board when the tool serves it, else the file.",
   "input": {
    "filePath": "path to the board file (default: the board open in the tool)",
    "path": "the symbol's sheet path",
    "ref": "\"U1\"",
    "schematic": "path to a sheet of the project (default the project's)",
    "select": "bool, default false: also select the matches in the tool",
    "symbolId": "the schematic symbol's id"
   },
   "longRunning": false,
   "name": "altium_cross_probe",
   "output": {
    "matches": "[{board: {ref, id, side, x, y, rotation}, schematic: {sheet, id, ref, symbol, value}, linked: bool}]",
    "symbolWithoutPart": "[ref]"
   },
   "pitfalls": [
    "linked:false means the board part has no link to a symbol: placed by hand, or update_pcb never ran.",
    "Sheets are read from their saved files; a part matched by designator alone is linked:false."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "From a schematic part to the board part linked to it, and back, by designator, the schematic symbol's id or its sheet path; optionally select them in the tool.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "libId": "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm"
   },
   "hint": "Read before edit_footprint, and to check pin 1 and the pad numbers against the symbol.",
   "input": {
    "libId": "\"Lib:Name\": resolved through the project's and then the global library table",
    "libraryPath": "path to the footprint library",
    "name": "the footprint's name (with libraryPath)",
    "project": "path to the project, for libId"
   },
   "longRunning": false,
   "name": "altium_read_footprint",
   "output": {
    "attributes": "{mount, excludeFromBom, excludeFromPos, dnp}",
    "courtyardMm": "[x1, y1, x2, y2]",
    "graphics": "{layer: count}",
    "layers": "[string]",
    "models": "[{path, offset, scale, rotate}]",
    "name": "string",
    "pads": "[{number, type, shape, at, sizeMm, drillMm, layers, rotation}]",
    "properties": "{name: value}"
   },
   "pitfalls": [
    "Altium has no library table: give libraryPath and name (libId is not used). courtyardMm is the footprint's bounding box."
   ],
   "related": [],
   "statusVerb": null,
   "summary": "Every detail of one library footprint: pads (number, type, shape, position, size, drill, layers), the layers it uses, its courtyard box, graphics per layer, attributes, properties and 3D models. The library mirror of read_symbol; footprint_primitives reads a part placed on the board.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "filePath": "C:/proj/Board.PcbDoc",
    "side": "top"
   },
   "hint": "One call per side: top and bottom for a review. A flat image of chosen layers is render_board_layers; show_3d_board opens a window instead.",
   "input": {
    "background": "default|transparent|opaque",
    "filePath": "path to the board file (default: the board open in the tool)",
    "format": "png|jpg, default png",
    "height": "int px, default 900",
    "outputDir": "folder for the output (default beside the board)",
    "perspective": "bool, default false",
    "quality": "basic|high, default basic (high raytraces and is much slower)",
    "side": "top|bottom|left|right|front|back, default top",
    "width": "int px, default 1600",
    "zoom": "number, default 1.0"
   },
   "longRunning": false,
   "name": "altium_render_board_3d",
   "output": {
    "height": "int",
    "image": "path",
    "side": "string",
    "width": "int"
   },
   "pitfalls": [
    "Parts without a 3D model render as bare pads: check them with bodies first.",
    "Altium's PCB 3D Print looks straight down at the top or up at the bottom: other sides need a window (altium_show_3d_board). height, quality, background, zoom, perspective and format are reported under optionsNotApplied.",
    "The board must be a document of a .PrjPcb in its folder."
   ],
   "related": [
    "altium_show_3d_board",
    "altium_export_pdf"
   ],
   "statusVerb": null,
   "summary": "Render a 3D picture of the board from one side to an image file, through the tool's own renderer, without opening a window.",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "dpi": 300,
    "format": "png",
    "preset": "assembly_top"
   },
   "hint": "Each preset is a fixed set of layers, so two bridges draw the same view. For a 3D picture use render_board_3d. The show_* verbs open a window; this one does not.",
   "input": {
    "area": "board | extent (default board: the outline plus 1 mm; extent prints every object, rooms and parts off the board too)",
    "dpi": "int, default 300 (png)",
    "filePath": "path to the board (optional; default the open board)",
    "format": "png | svg (default png)",
    "layers": "[layer]: copper by its standard name (F.Cu, In1.Cu, B.Cu) or any layer by the tool's own id; overrides preset",
    "listPresets": "bool: answer the presets and their layers, and make no image",
    "mirror": "bool, default false: draw the board as seen from below",
    "monochrome": "bool, default false",
    "outputPath": "the image file to write (default beside the board)",
    "preset": "all | top_copper | bottom_copper | top_silkscreen | bottom_silkscreen | top_soldermask | bottom_soldermask | top_paste | bottom_paste | outline | drill | assembly_top | assembly_bottom | fabrication (default all)"
   },
   "longRunning": false,
   "name": "altium_render_board_layers",
   "output": {
    "format": "png | svg",
    "heightPx": "int (png)",
    "layers": "[layer]: what was drawn",
    "path": "path",
    "preset": "string, or custom when layers was given",
    "presets": "{name: description} (listPresets)",
    "widthPx": "int (png)"
   },
   "pitfalls": [
    "Mirroring is never automatic: a bottom preset is drawn as seen from the top unless mirror is true.",
    "Inner copper layers appear only when listed in layers.",
    "PNG only (svg is refused): Altium prints to PDF and Windows renders it. The print fills an A4 landscape page; dpi sets the image width from that page.",
    "The board must be a document of a .PrjPcb in its folder."
   ],
   "related": [
    "altium_show_3d_board",
    "altium_export_pdf"
   ],
   "statusVerb": null,
   "summary": "Render chosen board layers to an image file without opening a window: a preset view (copper, silkscreen, solder mask, paste, outline, drill, assembly or fabrication, of either side) or a list of layers, as png or svg.",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "libraryPath": "C:/libs/power.lbr",
    "parts": [
     "TPS54202"
    ],
    "views": [
     "symbol",
     "footprint",
     "3d"
    ]
   },
   "hint": "The four pictures a reviewer checks before a part is used: the pin names on the symbol, the pad shapes, the body on its pads, and every pin mapped to a pad.",
   "input": {
    "libraryPath": "path to the library (required)",
    "outputDir": "folder for the images (default beside the library)",
    "parts": "[part name] (required)",
    "views": "[symbol, footprint, 3d, device] (default all four)"
   },
   "longRunning": false,
   "name": "altium_library_views",
   "output": {
    "captured": "[{part, view, path, ok, error?}]"
   },
   "pitfalls": [
    "The 3d view needs a body on the part (add_body): a part without one is reported with ok false, not drawn empty.",
    "Altium has no device view: it is reported ok false and points to altium_pin_pad_check.",
    "From a .SchLib, the footprint is the symbol's PCB model, found in a .PcbLib beside the library."
   ],
   "related": [
    "altium_show_symbol",
    "altium_show_footprint",
    "altium_show_3d_chip"
   ],
   "statusVerb": null,
   "summary": "Pictures of library parts for review, each as an image file: the schematic symbol, the footprint (pads and layers), the 3D body seated on the footprint, and the device view that maps symbol pins to pads.",
   "timeoutSeconds": 900
  },
  {
   "example": {
    "part": "IN-S42ATA"
   },
   "hint": "Use it to hand one part to another project or another tool.",
   "input": {
    "footprint": "a footprint name (default the symbol's own)",
    "footprintLibrary": "the .PcbLib that holds the footprint (default: one beside libraryPath that has it)",
    "libraryPath": "path to the .SchLib that holds the part (required on Altium)",
    "outputDir": "folder for the files",
    "part": "the part's symbol name or library id (required)",
    "what": "[symbol, footprint, model] (default all three)"
   },
   "longRunning": false,
   "name": "altium_export_library_part",
   "output": {
    "exports": "{symbol: path, footprint: path, model: path}",
    "missing": "[what]"
   },
   "pitfalls": [
    "success is false when any piece asked for is missing; exports still carries what was written.",
    "Altium has no global library table: libraryPath (the .SchLib) is required; the footprint is the symbol's PCB model, from a .PcbLib beside it unless footprintLibrary names one.",
    "model is the STEP file the 3D body came from: a body embedded with no source file left is reported missing (the .PcbLib still carries it)."
   ],
   "related": [
    "altium_xcopy_footprint",
    "altium_sch_place_part",
    "altium_update_pcb"
   ],
   "statusVerb": null,
   "summary": "Export one library part into its own small library files: a symbol library with only its symbol, a footprint library with only its footprint, and its 3D model file.",
   "timeoutSeconds": 900
  },
  {
   "example": {
    "part": "IN-S42ATR"
   },
   "hint": "The board keeps the footprint's 3D model, so render_board_3d and show_3d_board show the real part. One part by design.",
   "input": {
    "footprint": "a footprint name (default the symbol's own)",
    "footprintLibrary": "the .PcbLib that holds the footprint (default: one beside libraryPath that has it)",
    "libraryPath": "path to the .SchLib that holds the part (required on Altium)",
    "outputDir": "folder (default the user's projects folder)",
    "overwrite": "bool, default false: replace a project of that name",
    "part": "the part's symbol name or library id (required)",
    "projectName": "string (default from the part)"
   },
   "longRunning": false,
   "name": "altium_create_part_project",
   "output": {
    "board": "path",
    "project": "path",
    "schematic": "path"
   },
   "pitfalls": [
    "The part's symbol and footprint must both be in a library the tool can find.",
    "An existing project of that name is refused unless overwrite:true.",
    "Altium has no global library table: libraryPath (the .SchLib) is required; both libraries are added to the new project so its change order finds the footprint.",
    "The default folder is part-projects beside the library."
   ],
   "related": [
    "altium_xcopy_footprint",
    "altium_sch_place_part",
    "altium_update_pcb"
   ],
   "statusVerb": null,
   "summary": "Generate a small real project (schematic and board) around one library part, so the part can be shown and tested in every view: schematic, 2D board and 3D board.",
   "timeoutSeconds": 900
  },
  {
   "example": {
    "connections": [
     {
      "designator": "U2",
      "kind": "power",
      "net": "GND",
      "pin": "1"
     },
     {
      "designator": "U2",
      "net": "VIN",
      "pin": "VIN"
     }
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "Net labels with the same text connect across the project; power ports connect by net name everywhere. Check the result with altium_compile (ERC) or altium_schematic_data.",
   "input": {
    "connections": "[{designator, pin (number or name), net, kind: label|power|wire|noerc|port (default label), io?: input|output|bidirectional (port), stubMil (default 200)}] (required)",
    "save": "bool, default true",
    "sheet": "path to the .SchDoc (required)"
   },
   "longRunning": false,
   "name": "altium_sch_connect",
   "output": {
    "connected": "int",
    "failed": "[..]",
    "results": "[{designator, pin, net, kind, result, endMil}]",
    "saved": "bool"
   },
   "pitfalls": [
    "A pin that already has a wire gets a second stub; read the sheet first when unsure.",
    "A part rotated after connecting leaves its stubs behind."
   ],
   "related": [
    "altium_sch_place_part",
    "altium_compile",
    "altium_schematic_data"
   ],
   "statusVerb": null,
   "summary": "Connect pins of placed parts: a wire stub from each pin's outer end plus a net label (kind label), a power port (kind power: GND-like nets get a ground symbol) or the stub alone (kind wire); or mark a pin left open on purpose with a No ERC marker (kind noerc, no net). One undo step.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "edits": [
     {
      "action": "comment",
      "designator": "R5",
      "text": "10k"
     },
     {
      "action": "delete",
      "designator": "C9"
     }
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "Wires do not follow a moved part; reconnect with altium_sch_connect. Renames and deletions reach the board with altium_update_pcb.",
   "input": {
    "edits": "[{designator, action: move|moveBy|rotate|designator|comment|delete, x,y | dx,dy | degrees | to | text}] (required)",
    "save": "bool, default true",
    "sheet": "path to the .SchDoc (required)"
   },
   "longRunning": false,
   "name": "altium_sch_edit",
   "output": {
    "applied": "int",
    "failed": "[..]",
    "results": "[{designator, action, result}]",
    "saved": "bool"
   },
   "pitfalls": [
    "Every part of a multi-part component with that designator is changed together."
   ],
   "related": [
    "altium_sch_connect",
    "altium_update_pcb",
    "altium_sheet_params"
   ],
   "statusVerb": null,
   "summary": "Change placed parts on a sheet: move (to x,y mil), moveBy (dx,dy), rotate (degrees), rename (designator), re-comment (comment), delete. One undo step.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "designator": "C10",
    "library": "C:/proj/Lib.SchLib",
    "sheet": "C:/proj/Main.SchDoc",
    "symbol": "CC0402-100NF"
   },
   "hint": "Then altium_update_pcb carries the new part's footprint and parameters to the board. A workspace part: altium_workspace_place it beside, connect, then altium_sch_edit delete the old one.",
   "input": {
    "designator": "the part to replace (required)",
    "footprint": "optional footprint name",
    "keepComment": "bool, default false (the new part's own comment)",
    "library": "path to the .SchLib (required)",
    "pcbLib": "optional .PcbLib for that footprint",
    "save": "bool, default true",
    "sheet": "path to the .SchDoc (required)",
    "symbol": "the new part's name in it (required)"
   },
   "longRunning": false,
   "name": "altium_sch_swap_part",
   "output": {
    "newPinsNotOnOld": "[pin]",
    "now": "{libReference, footprints}",
    "oldPinsNotOnNew": "[pin]",
    "pinsJoined": "[{pin, from, to}]"
   },
   "pitfalls": [
    "Pins are matched by number.",
    "Multi-part components are refused."
   ],
   "related": [
    "altium_sch_place_part",
    "altium_sch_edit",
    "altium_sch_connect",
    "altium_update_pcb"
   ],
   "statusVerb": null,
   "summary": "Replace a placed part with another library part (a different value, package or symbol) at the same place, designator and rotation, keeping its connections: where a new pin ends elsewhere, a wire joins it to where the old pin ended.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "designators": [
     "U1",
     "L1"
    ],
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "To find which sheet holds a part, altium_bom (or altium_schematic_data per sheet) lists every designator with its sheet.",
   "input": {
    "designators": "[string] or 'R1,U2' (required)",
    "sheet": "path to the .SchDoc (required)",
    "shot": "bool, default true"
   },
   "longRunning": false,
   "name": "altium_sch_zoom",
   "output": {
    "notOnSheet": "[string]",
    "parts": "[{designator, xMil, yMil}]",
    "shot": "frame of Altium's main window"
   },
   "pitfalls": [],
   "related": [
    "altium_zoom_to",
    "altium_schematic_data",
    "altium_sch_edit"
   ],
   "statusVerb": null,
   "summary": "Find parts on a sheet: select them (everything else deselected), frame the view on them and return a proof frame. The schematic half of cross-probing (the board half: altium_zoom_to).",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "name": "Lite",
    "notFitted": [
     "R5",
     "C9",
     "J2"
    ],
    "projectPath": "C:/proj/board.PrjPcb"
   },
   "hint": "altium_bom {variant} then gives that build's BOM (not-fitted parts dropped). Saves the project's documents, closes and reopens the project to load the change.",
   "input": {
    "fitted": "[designators] to put back (their variation is dropped)",
    "name": "variant name; omit to list",
    "notFitted": "[designators] to mark Not Fitted (alias dnp)",
    "projectPath": "path to the .PrjPcb (required)",
    "remove": "bool - delete the variant"
   },
   "longRunning": false,
   "name": "altium_variants",
   "output": {
    "altium": "{variants:[{name, variations:[{designator, kind}]}]} as Altium reads them (kind 1 = not fitted, 2 = alternate)",
    "variants": "[{name, notFitted, alternates}]"
   },
   "pitfalls": [
    "Variants with parameter variations are refused (edit those in Altium's Variant Management).",
    "Parts are named by their sheet's unique id: on a multi-channel (repeated) sheet every channel gets the same variation.",
    "Alternate parts are listed but not created here."
   ],
   "related": [
    "altium_bom",
    "altium_export_manufacturing",
    "altium_run_outjob"
   ],
   "statusVerb": null,
   "summary": "Assembly variants of a project (which parts are fitted on which build): list them, make or change one with not-fitted parts (or put parts back), or remove one. Altium's script API cannot create variants, so the bridge writes them into the .PrjPcb, reloads the project and reads back what Altium holds.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "mech": 1,
    "widthMm": 0.1
   },
   "hint": "altium_export_manufacturing checks the outline Gerbers and calls this itself when they are empty (addOutline:false stops it). altium_save keeps the outline.",
   "input": {
    "filePath": "path to the .PcbDoc - optional",
    "mech": "mechanical layer number, default 1",
    "replace": "bool - draw even when the layer already holds primitives",
    "widthMm": "line width, default 0.1"
   },
   "longRunning": false,
   "name": "altium_board_outline",
   "output": {
    "alreadyThere": "primitives the layer held",
    "drawn": "segments drawn",
    "layer": "string"
   },
   "pitfalls": [
    "A layer that already holds anything is left alone unless replace:true (it may be the outline already, drawn by hand)."
   ],
   "related": [
    "altium_export_manufacturing",
    "altium_set_outline",
    "altium_board_shape"
   ],
   "statusVerb": null,
   "summary": "Draw the board shape as tracks and arcs on a mechanical layer: the outline a fab house reads from the Gerbers. A board built by script has its shape but nothing on an outline layer, so its GM1/GKO Gerbers are empty.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "netClass": "Power",
    "widthMm": 0.5
   },
   "hint": "Run altium_routing_drc {full:true} after: wider copper can break clearance to neighbours.",
   "input": {
    "filePath": "path to the .PcbDoc - optional",
    "layer": "top | bottom | mid N - optional, default every layer",
    "netClass": "class name (its nets)",
    "nets": "[string] board net names",
    "widthMm": "number (required)"
   },
   "longRunning": false,
   "name": "altium_set_track_width",
   "output": {
    "byNet": "{NET: count}",
    "changed": "int",
    "drcAfter": "{errors, unconnected}"
   },
   "pitfalls": [
    "Copper inside footprints (pads' own tracks) is left alone."
   ],
   "related": [
    "altium_net_classes",
    "altium_route_net",
    "altium_routing_drc",
    "altium_add_rule"
   ],
   "statusVerb": null,
   "summary": "Set the width of the EXISTING tracks and arcs on nets or a net class (rules only steer new routing). Widen power nets after routing, or thin a net that fails clearance.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "query": "100nF 0402"
   },
   "hint": "Then altium_workspace_place {sheet, query, pick} puts one on a sheet. Altium's 365 API is a closed beta; the signed-in Altium reaches the workspace itself (altium_signin_status).",
   "input": {
    "limit": "int, default 25",
    "query": "text: an MPN, a value and package ('100nF 0402'), a part name (required)"
   },
   "longRunning": false,
   "name": "altium_workspace_search",
   "output": {
    "count": "int",
    "results": "[{index, name, description, footprint}]"
   },
   "pitfalls": [
    "Takes 5-40 s (Altium's WPF panel answers UI Automation slowly; slower when the panel must first be opened).",
    "It types into the panel's search box: Altium comes to the front."
   ],
   "related": [
    "altium_workspace_place",
    "altium_signin_status",
    "altium_bom"
   ],
   "statusVerb": null,
   "summary": "Search the Altium 365 workspace's components (the shared cloud library Altium is signed in to) through Altium's own Components panel: name, description and footprint per result.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "query": "100nF 0402 50V",
    "sheet": "C:/proj/Main.SchDoc",
    "x": 3000,
    "y": 2000
   },
   "hint": "Then altium_annotate (for a '?'), altium_sch_connect, altium_update_pcb. A part from a local .SchLib goes on with altium_sch_place_part instead.",
   "input": {
    "designator": "optional, else Altium's ('C?')",
    "pick": "result index (0-based) or text its name contains; default the first",
    "query": "the search (required; an MPN finds one part)",
    "save": "bool, default true",
    "sheet": "path to the .SchDoc (required)",
    "x": "mils",
    "y": "mils"
   },
   "longRunning": false,
   "name": "altium_workspace_place",
   "output": {
    "picked": "{name, description, footprint}",
    "placed": "{designator, libReference, comment, itemGuid, sourceLibrary, xMil, yMil}"
   },
   "pitfalls": [
    "Takes 15-70 s. Uses real clicks (double-click the result, click the sheet): Altium comes to the front.",
    "The part lands near the view's lower-left corner first, then moves to x,y: wires do not follow, so connect it after."
   ],
   "related": [
    "altium_workspace_search",
    "altium_sch_place_part",
    "altium_annotate",
    "altium_sch_connect",
    "altium_update_pcb"
   ],
   "statusVerb": null,
   "summary": "Put a part from the Altium 365 workspace on a sheet: search, pick a result, place it (Altium's own placement, so the part keeps its workspace link, parameters and footprint), move it to x,y and name it.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "pcbPath": "C:/proj/Board.PcbDoc",
    "projectPath": "C:/proj/Board.PrjPcb"
   },
   "hint": "A pin with no pad is a net that can never reach copper: change the footprint (altium_swap_footprint) or renumber the symbol's pins before routing.",
   "input": {
    "pcbPath": "its .PcbDoc",
    "projectPath": "the .PrjPcb"
   },
   "longRunning": false,
   "name": "altium_pin_pad_check",
   "output": {
    "matching": "int",
    "mismatches": "[{ref, pinsWithoutPad, padsWithoutPin, pins, pads}]",
    "ok": "bool - every pin has a pad",
    "onBoardOnly": "[ref]",
    "onSheetsOnly": "[ref]"
   },
   "pitfalls": [
    "Mounting and thermal pads (MH*, MP*, SH*, EP*, PAD*, TAB*, unnamed or 0) are expected to have no pin."
   ],
   "related": [
    "altium_schematic_review",
    "altium_update_pcb",
    "altium_swap_footprint",
    "altium_component_pins"
   ],
   "statusVerb": null,
   "summary": "Do the footprints fit their symbols? Part by part, the symbol's pin numbers (from the sheet files) against the footprint's pad names (from the board): pins with no pad, pads with no pin, and parts on only the sheets or only the board.",
   "timeoutSeconds": 200
  },
  {
   "example": {
    "matchTo": "DP",
    "net": "DN"
   },
   "hint": "Then altium_net_lengths (the pair or group), altium_routing_drc. For a matched group, tune each short net to the longest (matchTo).",
   "input": {
    "clearance": "to other copper, default 0.2",
    "dryRun": "bool - plan only",
    "expectedRevision": "optional",
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "matchTo": "or: a net whose length to match",
    "maxAmplitudeMm": "bump height limit, default 3",
    "net": "the net to lengthen",
    "pitchMm": "one bump's length along the track (default 4 x width, at least 4 x clearance + 2 x width)",
    "targetMm": "the length it should have"
   },
   "longRunning": false,
   "name": "altium_length_tune",
   "output": {
    "changed": "bool",
    "errorMm": "number",
    "lengthBeforeMm": "number",
    "lengthMm": "number",
    "plan": "{layer, replaces, bumps, amplitudeMm, pitchMm, side, addsMm, points}",
    "targetMm": "number"
   },
   "pitfalls": [
    "Only lengthens: a net already longer than its target is left alone.",
    "One serpentine per call, in one track; call again to add more elsewhere."
   ],
   "related": [
    "altium_net_lengths",
    "altium_route_pair",
    "altium_add_rule",
    "altium_routing_drc"
   ],
   "statusVerb": null,
   "summary": "Lengthen a routed net to a target length, or to match another net (a pair's skew, a DDR byte lane): a serpentine in its longest straight track that has room beside it, the bumps sized to add exactly the length missing, every bump clear of other copper and inside the board.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "apply": true,
    "powerWidthMm": 0.6
   },
   "hint": "Then scope rules to them (InNetClass('Power')), size the pairs with altium_impedance {apply}, and check power with altium_current_capacity.",
   "input": {
    "apply": "bool - write the classes and pairs (default: propose only)",
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "powerWidthMm": "the Power class's width rule, default 0.5"
   },
   "longRunning": false,
   "name": "altium_auto_classes",
   "output": {
    "applied": "bool",
    "proposal": "{classes:{GND, Power, Clock, HighSpeed}, pairs:[{name, pos, neg}], unclassified}",
    "written": "[{class|pair, success}]"
   },
   "pitfalls": [
    "Names only: a net called N1 stays unclassified. Read the proposal before apply."
   ],
   "related": [
    "altium_net_classes",
    "altium_diff_pairs",
    "altium_impedance",
    "altium_add_rule",
    "altium_current_capacity"
   ],
   "statusVerb": null,
   "summary": "Net classes from the nets' own names: GND, Power (VCC, VDD, 3V3, VBAT...), Clock, HighSpeed (USB, Ethernet, HDMI, PCIe, DDR, MIPI, LVDS, SATA...) and the differential pairs their _P/_N, +/-, DP/DN names spell; a proposal first, written as Altium net classes (Power with a width rule) and pairs with apply.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "marginMm": 0.25
   },
   "hint": "Move what it names (altium_move_parts, altium_find_space for a clear spot), then route.",
   "input": {
    "edgeMm": "pad to board edge, default 0.5",
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "marginMm": "courtyard margin round each part, default 0.1 (parts closer than 0.2 mm are flagged)"
   },
   "longRunning": false,
   "name": "altium_placement_check",
   "output": {
    "courtyardOverlaps": "[{parts, side, overlapMm}]",
    "nearEdge": "[{ref, padToEdgeMm}]",
    "offOrOverEdge": "[{ref, where}]",
    "ok": "bool",
    "onMountingHoles": "[{ref, hole}]",
    "parts": "int"
   },
   "pitfalls": [
    "A part's box is its pads and its 3D body, so an L-shaped part reads as its bounding box; on or off the board is judged by its pads."
   ],
   "related": [
    "altium_move_parts",
    "altium_find_space",
    "altium_height_check",
    "altium_board_features"
   ],
   "statusVerb": null,
   "summary": "Review the placement before routing: parts whose courtyards (pads and body, grown by a margin) overlap on the same side, parts off the board or over its edge, pads too close to the edge for assembly and depanelling, and parts on a mounting hole.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "pcbPath": "C:/proj/Board.PcbDoc",
    "projectPath": "C:/proj/Board.PrjPcb"
   },
   "hint": "Open the file in a browser or send it; each section names the verb to run for its full detail.",
   "input": {
    "out": "the .html to write (default '<board> report.html' beside the project)",
    "pcbPath": "its .PcbDoc",
    "projectPath": "the .PrjPcb"
   },
   "longRunning": false,
   "name": "altium_board_report",
   "output": {
    "elapsedSec": "number",
    "needsWork": "int",
    "pass": "int",
    "picture": "bool",
    "report": "path",
    "sections": "[{title, ok (true|false|null = info), summary}]"
   },
   "pitfalls": [
    "Runs Altium's full batch DRC and frames the board in Altium's window for the picture (no focus taken).",
    "Takes about a minute on a small board."
   ],
   "related": [
    "altium_fab_check",
    "altium_assembly_check",
    "altium_schematic_review",
    "altium_pin_pad_check",
    "altium_return_path",
    "altium_copper_balance",
    "altium_height_check",
    "altium_routing_drc"
   ],
   "statusVerb": null,
   "summary": "One shareable page per board: every check run against the live board and its project (Altium's DRC, JLCPCB fab limits and assembly tiers, the schematic review, symbols against footprints, impedance widths, return paths, copper balance, 3D heights) with a picture of the board, written as a single HTML file.",
   "timeoutSeconds": 900
  },
  {
   "example": {
    "pitchMm": 1.1,
    "ref": "U3"
   },
   "hint": "Pour the pad's net on the far side (altium_apply_pours) so the heat has somewhere to go, ask the fab to tent or plug vias in pads, then altium_routing_drc. adom-fields solves the heat itself.",
   "input": {
    "drill": "mm (default the board's via rule)",
    "dryRun": "bool - plan only",
    "expectedRevision": "optional",
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "insetMm": "from the pad's edge, default 0.1",
    "pad": "the pad's name (default the part's largest pad)",
    "pitchMm": "default via size + 0.5, at least 1.0",
    "ref": "the part (e.g. U3)",
    "size": "via diameter mm (default the board's via rule)"
   },
   "longRunning": false,
   "name": "altium_thermal_vias",
   "output": {
    "applied": "int",
    "failed": "int",
    "planned": "{part, pad, net, padMm, vias, pitchMm, via, points}"
   },
   "pitfalls": [
    "Open vias in a pad wick solder away from it during reflow: tent or plug them, or keep drills at 0.3 mm or smaller."
   ],
   "related": [
    "altium_apply_pours",
    "altium_board_features",
    "altium_routing_drc",
    "altium_current_capacity"
   ],
   "statusVerb": null,
   "summary": "A thermal via grid in a part's exposed pad (the ground or thermal pad under a QFN, DFN, PowerPAD or regulator): centred, inset from the pad's edge, sized by the board's Routing Via rule, on the pad's net.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "diffOhms": 90,
    "from": {
     "neg": "U1.15",
     "pos": "U1.14"
    },
    "neg": "USB_DN",
    "pos": "USB_DP",
    "to": {
     "neg": "J1.2",
     "pos": "J1.3"
    },
    "via": [
     [
      20,
      10
     ],
     [
      30,
      10
     ]
    ]
   },
   "hint": "Then altium_net_lengths for the routed skew, altium_add_rule {kind:\"diffpair\"} to hold width and gap, and altium_routing_drc.",
   "input": {
    "clearance": "to other nets' pads when checking the plan, default 0.15",
    "diffOhms": "solve width (and gap = width unless given) for this differential impedance on the layer",
    "fanMm": "fan-out length at each end, default 1",
    "force": "bool - route even when the plan check finds problems",
    "from": "{pos: \"U1.3\", neg: \"U1.4\"} the source pads",
    "gap": "mm",
    "layer": "F.Cu (default) | B.Cu | In<n>.Cu",
    "neg": "the negative net",
    "pos": "the positive net",
    "rule": "bool, default true - add a width rule for the two nets (+/-10%) so the board's own width rule does not flag the pair",
    "to": "{pos, neg} the destination pads",
    "via": "[[x,y]...] centreline waypoints mm (optional)",
    "width": "mm"
   },
   "longRunning": false,
   "name": "altium_route_pair",
   "output": {
    "gapMm": "number",
    "lengthsMm": "{pos, neg}",
    "revision": "string",
    "sizedFor": "the impedance row used | null",
    "skewMm": "number",
    "widthMm": "number"
   },
   "pitfalls": [
    "One layer per call; split a pair that changes layer into two calls at the via pair.",
    "The waypoints are the pair's centreline, so keep them clear of other copper by half the pair's width."
   ],
   "related": [
    "altium_route_net",
    "altium_impedance",
    "altium_diff_pairs",
    "altium_net_lengths",
    "altium_add_rule"
   ],
   "statusVerb": null,
   "summary": "Route a differential pair as a pair: one centreline from the source pads' midpoint through waypoints to the destination pads' midpoint, each net offset to its own side at width + gap with mitred corners and a short fan-out from each pad; width and gap given or solved from the stack-up for a target impedance; both lengths and the skew answered.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "projectPath": "C:/proj/Board.PrjPcb"
   },
   "hint": "Fix on the sheets (altium_sch_connect, altium_sch_place_part for a missing capacitor), then altium_update_pcb. altium_run_erc is Altium's own ERC with its rules.",
   "input": {
    "projectPath": "the .PrjPcb (its sheets are read from file; the netlist is Altium's compile)"
   },
   "longRunning": false,
   "name": "altium_schematic_review",
   "output": {
    "decoupling": "[{net, ics, capacitors, ok}]",
    "errors": "[{check, pin|net, ...}]",
    "nets": "int",
    "ok": "bool - no errors",
    "pins": "int",
    "sheets": "[path]",
    "warnings": "[{check, ...}]"
   },
   "pitfalls": [
    "Pins named NC, N/C or DNC are expected to float.",
    "Ground nets are recognised by name (GND, AGND, DGND, PGND, VSS, 0V, *_GND)."
   ],
   "related": [
    "altium_netlist",
    "altium_read_sheet_file",
    "altium_run_erc",
    "altium_sch_connect",
    "altium_update_pcb"
   ],
   "statusVerb": null,
   "summary": "Review the schematic before Update PCB: every placed pin (read from the sheet files, with its electrical type) against Altium's compiled netlist. Errors: power pins on no net, outputs driving each other. Warnings: pins on no net, one-pin nets, inputs nothing drives, IC supplies with no decoupling capacitor to ground.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "pcbPath": "C:/proj/Board.PcbDoc",
    "projectPath": "C:/proj/Board.PrjPcb"
   },
   "hint": "Fix what issues lists and run it again; when ready, upload the zip, then the BOM and CPL for assembly and check rotations in JLCPCB's preview.",
   "input": {
    "outputDir": "the order folder (default 'JLCPCB order <board>' beside the project; emptied first)",
    "pcbPath": "its .PcbDoc",
    "projectPath": "the .PrjPcb",
    "variant": "an assembly variant for the BOM (optional)"
   },
   "longRunning": false,
   "name": "altium_jlcpcb_order",
   "output": {
    "assemblyService": "economic | standard | null",
    "bomFiles": "[..] incl. bom-jlcpcb.csv, cpl-jlcpcb.csv",
    "folder": "path",
    "gerberZip": "{path, files}",
    "issues": "[{from, what, at?}]",
    "orderForm": "{layers, dimensionsMm, outerCopperOz, minTrackSpaceMm, minHoleMm}",
    "ready": "bool - fab fits, an assembly tier passes, no issues"
   },
   "pitfalls": [
    "Runs Silkscreen Preparation on the board (through export_manufacturing) and writes the order folder fresh each time.",
    "Takes a minute or two: the manufacturing export is most of it."
   ],
   "related": [
    "altium_fab_check",
    "altium_assembly_check",
    "altium_export_manufacturing",
    "altium_bom",
    "altium_panelize"
   ],
   "statusVerb": null,
   "summary": "A JLCPCB order in one call: the board checked against JLCPCB's fab limits, the Gerbers and drill zipped the way JLCPCB's order page takes them, the JLCPCB BOM and pick-and-place (CPL), the assembly-tier check, and the order-form values, in one folder with every issue in one list.",
   "timeoutSeconds": 900
  },
  {
   "example": {
    "filePath": "C:/proj/Board.PcbDoc",
    "projectPath": "C:/proj/Board.PrjPcb"
   },
   "hint": "Fix what the rules mark false: panelize a small board (altium_panelize, then panelMm), add fiducials (altium_board_features), find LCSC numbers (adom-parts-search). Then altium_bom (JLCPCB BOM) and altium_export_manufacturing (pick and place), and check every part's rotation in JLCPCB's preview.",
   "input": {
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "panelMm": "[w, h] when it ships in a panel (altium_panelize's panelMm)",
    "projectPath": "the .PrjPcb - checks every purchased BOM line has an LCSC number (altium_bom)"
   },
   "longRunning": false,
   "name": "altium_assembly_check",
   "output": {
    "board": "{parts, bottomSideParts, finestPitch, smallestChip, tinyFootprints, fiducials, throughHoleParts}",
    "economic": "{ok, rules:[{rule, ok, detail}]}",
    "linesWithoutLcsc": "[..]",
    "service": "economic | standard | null",
    "standard": "{ok, rules}"
   },
   "pitfalls": [
    "Pitch is the closest pad centres within one part of 3 or more SMD pads; package size is read from footprint names and two-pad parts' pad spacing.",
    "Rotations are not checked: JLCPCB's preview is the authority on orientation."
   ],
   "related": [
    "altium_bom",
    "altium_export_manufacturing",
    "altium_panelize",
    "altium_board_features",
    "altium_fab_check"
   ],
   "statusVerb": null,
   "summary": "Ready for JLCPCB assembly? The board against both JLCPCB PCBA tiers as published (Economic and Standard): board or panel size, thickness and layers, parts on one or both sides, the smallest package and the finest pin pitch, fiducials, and the parts with no LCSC number; answers the cheapest tier every rule allows.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "edge": true,
    "freqGHz": 2.4,
    "nets": [
     "ANT_RF"
    ],
    "viaNet": "GND"
   },
   "hint": "Then altium_repour so the pours join the vias, and altium_run_drc. altium_return_path shows where a net still runs over a gap.",
   "input": {
    "clearance": "to other copper, mm, default 0.2",
    "drill": "mm, default 0.3",
    "dryRun": "bool - plan only",
    "edge": "bool - a fence round the board edge too",
    "edgeInsetMm": "edge fence: distance in from the edge (default via radius + 0.5)",
    "expectedRevision": "optional",
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "freqGHz": "the highest frequency: pitch = lambda/20 in FR-4",
    "nets": "[net] - the tracks to fence (e.g. [ANT_RF])",
    "offsetMm": "track centreline to via centre (default half the widest track + clearance + via radius + 0.1)",
    "pitchMm": "pitch, default 2 (a cap when freqGHz is given)",
    "size": "via diameter mm, default 0.6",
    "viaNet": "the net the vias tie to (usually GND), required"
   },
   "longRunning": false,
   "name": "altium_via_fence",
   "output": {
    "applied": "int",
    "failed": "int",
    "planned": "{vias, candidates, pitchMm, offsetMm, points}"
   },
   "pitfalls": [
    "Vias go through (top to bottom); a pour on viaNet should exist on the layers they join.",
    "Spots too close to other copper, pads or the edge are skipped, not forced."
   ],
   "related": [
    "altium_return_path",
    "altium_board_features",
    "altium_repour",
    "altium_run_drc",
    "altium_apply_pours"
   ],
   "statusVerb": null,
   "summary": "A via fence for EMC: a row of ground vias on both sides of RF or fast nets' tracks, and/or round the board edge, at a pitch from the frequency (lambda/20) or given; each via clear of other copper and pads, the same net's vias and the edge.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "size": 1.0
   },
   "hint": "Then altium_silkscreen_prep (it clips silk off the mask) and altium_fab_check {fab:\"jlcpcb\"} for text height and line width. For unplaced parts try refs with a smaller size, or move the part.",
   "input": {
    "dryRun": "bool - plan only",
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "gap": "label to part, mm, default 0.2",
    "minSize": "mm - parts with no spot at size step down by 0.1 to this (default: size, no shrinking)",
    "padClearance": "label to any pad, mm, default 0.15",
    "refs": "[ref] - only these (default every part)",
    "size": "text height mm, default 1.0 (JLCPCB's minimum)"
   },
   "longRunning": false,
   "name": "altium_silk_designators",
   "output": {
    "onPadsAfter": "[{ref, pad}] - must be empty",
    "onPadsBefore": "[{ref, pad}]",
    "placed": "int",
    "planned": "dryRun: [{ref, x, y, size, rotation, side, at}]",
    "unplaced": "[{ref, why}]"
   },
   "pitfalls": [
    "Labels are tried above, below, right, left and at the corners of the part's body and pads, big parts first.",
    "Bottom-side labels are mirrored by Altium; onPadsAfter checks them with Altium's own boxes."
   ],
   "related": [
    "altium_silk_state",
    "altium_apply_silkscreen",
    "altium_silkscreen_prep",
    "altium_fab_check"
   ],
   "statusVerb": null,
   "summary": "Place every reference designator the way assembly houses want: one size, upright, beside its own part, clear of every pad (JLCPCB: 0.15 mm), every other part's body and the other designators, inside the board; read back from Altium's own text boxes. Parts with no clear spot are reported, not forced onto pads.",
   "timeoutSeconds": 600
  },
  {
   "example": {},
   "hint": "Pour the lighter layer of an unbalanced pair (altium_apply_pours: a GND pour, or copper thieving) or ask the fab for thieving; then run it again.",
   "input": {
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "resolutionMm": "raster cell, default 0.1"
   },
   "longRunning": false,
   "name": "altium_copper_balance",
   "output": {
    "balanced": "bool",
    "boardMm2": "number",
    "layers": "[{layer, copperMm2, percent, plane?}]",
    "pairs": "[{layers, percent, differencePoints, ok}] - layer 1 with n, 2 with n-1...",
    "poursWithoutRegions": "[{net, layer}] - pours not poured, or hatched from tracks (counted through their tracks)"
   },
   "pitfalls": [
    "A raster of the live board's copper: within a cell of the true area (0.1 mm default).",
    "A pour counts only once poured (regions); a hatched pour built from tracks is counted through its tracks only when the board lists them."
   ],
   "related": [
    "altium_apply_pours",
    "altium_pour_state",
    "altium_layer_stack",
    "altium_fab_check"
   ],
   "statusVerb": null,
   "summary": "How much of each copper layer is copper (tracks, pads, vias and what Altium actually poured, inside the outline; a plane counts full), and how far apart each mirrored pair of layers is: the copper balance a fab asks about because an unbalanced stack bows and twists in reflow.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "nets": [
     "USB_DP",
     "USB_DN",
     "CLK"
    ]
   },
   "hint": "Extend or join the pour under the net (altium_apply_pours), reroute it over solid copper (altium_route_net), or add a stitching via or capacitor where it changes reference.",
   "input": {
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "nets": "[net] - only these (default every signal net)",
    "referenceNets": "[net] - the reference nets (default: every net that owns a pour or a plane)",
    "resolutionMm": "raster cell and sampling step, default 0.1"
   },
   "longRunning": false,
   "name": "altium_return_path",
   "output": {
    "layersWithNoReferenceCopper": "[layer]",
    "nets": "[{net, layer, lengthMm, unreferencedMm, percent, firstGapAt}] worst first",
    "ok": "bool",
    "referenceNets": "[net]"
   },
   "pitfalls": [
    "Reference copper is pours, planes, the reference nets' own copper and net-less copper (a hatched pour's tracks): another signal's track under a net is not a reference.",
    "Checks the two neighbouring copper layers; a board with no pours or planes has nothing to reference (layersWithNoReferenceCopper)."
   ],
   "related": [
    "altium_apply_pours",
    "altium_pour_state",
    "altium_route_net",
    "altium_net_lengths",
    "altium_board_features"
   ],
   "statusVerb": null,
   "summary": "Where signal tracks lose their reference: for every signal net, the length of track on each layer that runs over no pour or plane copper on either neighbouring layer (a split, a gap, a void), with where the first gap starts. The return current detours around those gaps: loop area, emissions, crosstalk.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "refs": [
     "U1",
     "J1"
    ]
   },
   "hint": "The input the 3D checks read: height_check, placement_check. Several boxes for a part made of several bodies.",
   "input": {
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "refs": "[string] (optional) - only these parts"
   },
   "longRunning": false,
   "name": "altium_bodies",
   "output": {
    "bodies": "[{ref, side, x0, y0, x1, y1, z0, z1}] mm",
    "count": "int",
    "noBody": "[ref]"
   },
   "pitfalls": [
    "Boxes, not shapes: a round body is its bounding box."
   ],
   "related": [
    "altium_height_check",
    "altium_placement_check",
    "altium_add_body"
   ],
   "statusVerb": null,
   "summary": "Every part's 3D bodies as boxes in mm (the EDA Bridge Standard's bodies model): footprint rectangle in the board frame and the height range above the surface the part sits on, plus the parts that have no 3D body.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "maxBottomMm": 2,
    "maxTopMm": 8,
    "minGapMm": 0.25,
    "regions": [
     {
      "maxMm": 3,
      "name": "display boss",
      "rect": [
       10,
       10,
       30,
       25
      ]
     }
    ]
   },
   "hint": "Move or swap what overLimit and regionHits name (altium_move_parts, altium_swap_footprint); separate colliding parts. Parts in noBody need a body (altium_add_body) before the check means anything for them.",
   "input": {
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "limit": "how many of the tallest parts to list (default 25)",
    "maxBottomMm": "limit below the bottom side",
    "maxTopMm": "height limit above the top side",
    "minGapMm": "report bodies closer than this (default 0: collisions only)",
    "regions": "[{rect:[x1,y1,x2,y2] mm, maxMm, side?: top|bottom, name?}] - lid features over part of the board"
   },
   "longRunning": false,
   "name": "altium_height_check",
   "output": {
    "collisions": "[{parts, overlapMm, at}]",
    "heights": "[{ref, side, heightMm, rect}]",
    "noBody": "[ref] - parts with no 3D body (no height)",
    "ok": "bool",
    "overLimit": "[{ref, side, heightMm, limitMm, overByMm}]",
    "regionHits": "[{region, ref, heightMm, maxMm}]",
    "tallest": "{top, bottom}",
    "tooClose": "[{parts, gapMm, at}]"
   },
   "pitfalls": [
    "Bodies are compared as boxes, each body its own box; Altium's Component Clearance DRC checks the real shapes.",
    "A height is the body's top above the surface its part sits on; the board's own thickness is not included."
   ],
   "related": [
    "altium_add_body",
    "altium_move_parts",
    "altium_find_space",
    "altium_run_drc",
    "altium_show_3d_board"
   ],
   "statusVerb": null,
   "summary": "Will it fit the enclosure? Each part's height from its 3D bodies (top and bottom side), the parts over a height limit board-wide or under a lid feature in a region, and part bodies that collide or come closer than a gap.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "nets": {
     "GND": 3,
     "SW": 3,
     "VIN": 3
    },
    "riseC": 10
   },
   "hint": "Widen what shortOn names (altium_set_track_width, altium_add_rule kind width) or pour the net (altium_apply_pours); a layer change needs neededPerLayerChange vias side by side (altium_place_vias).",
   "input": {
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "nets": "{net: amps}, e.g. {VIN: 3, GND: 3}",
    "platingUm": "via barrel plating, default 25",
    "riseC": "allowed temperature rise, default 10"
   },
   "longRunning": false,
   "name": "altium_current_capacity",
   "output": {
    "nets": "[{net, amps, layers:[{layer, copperUm, narrowestMm, at, neededMm, ok}], shortOn, ok, vias:{count, smallestDrillMm, ampsEach, neededPerLayerChange}, poursOn}]",
    "ok": "bool"
   },
   "pitfalls": [
    "IPC-2221 (conservative, the chart fabs quote); IPC-2152 allows more on inner layers next to planes.",
    "Reads tracks and arcs: a pour on the same layer (poursOn) may already carry the current."
   ],
   "related": [
    "altium_routing_state",
    "altium_layer_stack",
    "altium_set_track_width",
    "altium_add_rule",
    "altium_apply_pours",
    "altium_place_vias"
   ],
   "statusVerb": null,
   "summary": "Will this trace carry the current? For each power net and its current: the narrowest track on every layer it is routed on against the width IPC-2221 needs for the allowed temperature rise (with each layer's real copper weight), and what one of its vias carries.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "apply": {
     "name": "USB 90",
     "scope": "InDifferentialPair('USB')"
    },
    "diff": 90,
    "z0": 50
   },
   "hint": "Then altium_add_rule or apply writes the rules; altium_diff_pairs lists the pairs to scope them to. Tell the fab the target impedance: it tunes the stack-up with its own solver.",
   "input": {
    "apply": "{scope: Altium query e.g. InNetClass('RF') or InDifferentialPair('USB'), name?} - one rule per layer at +/-10%",
    "diff": "differential ohm, e.g. 90 or 100",
    "filePath": "the .PcbDoc (opened first; else the current board)",
    "gapMm": "fix the pair gap (default: gap = width)",
    "layers": "[layer names] (default every copper layer)",
    "z0": "single-ended ohm (default 50 when diff is not given)"
   },
   "longRunning": false,
   "name": "altium_impedance",
   "output": {
    "applied": "[{layer, rule, success}] | null",
    "layers": "[{layer, model, copperUm, dielectricMm:[above, below], width, z0, diffWidth, diffGap, zdiff}]"
   },
   "pitfalls": [
    "Closed-form models (Hammerstad-Jensen, Wheeler, IPC-2141 coupling): within a few percent of a field solver on FR-4; uncoated (mask lowers outer layers 1 to 3 ohm).",
    "Inner layers assume planes on both neighbours."
   ],
   "related": [
    "altium_layer_stack",
    "altium_add_rule",
    "altium_diff_pairs",
    "altium_net_classes"
   ],
   "statusVerb": null,
   "summary": "Controlled impedance from the board's own stack-up: the track width each copper layer needs for a single-ended target (50 ohm default) and the width and gap for a differential pair (90 ohm USB, 100 ohm Ethernet/LVDS), microstrip outside and stripline inside; optionally written as width or diff-pair rules per layer.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "cols": 3,
    "panelPath": "C:/proj/Panel.PcbDoc",
    "pcbPath": "C:/proj/Board.PcbDoc",
    "projectPath": "C:/proj/Board.PrjPcb",
    "railMm": 5,
    "rows": 3,
    "separation": "vscore"
   },
   "hint": "Fix what jlcpcb.rules marks false (panel under 70 mm: more rows or wider rails; copper under 0.4 mm from a cut; rounded corners on a V-cut) and run it again with overwrite:true. Then altium_export_manufacturing {projectPath, pcbPath: the panel}.",
   "input": {
    "cols": "default 2",
    "gapMm": "between boards, default 2 (vscore: 0)",
    "overwrite": "bool - replace an existing panelPath (closed in Altium unsaved first); without it an existing file is refused",
    "panelPath": "the new panel .PcbDoc",
    "pcbPath": "the board's .PcbDoc",
    "projectPath": "a .PrjPcb the panel joins (so altium_export_manufacturing can make its Gerbers)",
    "railMm": "rail width, default 5 (0 for none)",
    "rows": "default 1",
    "separation": "none (default) | vscore (boards edge to edge, V-CUT lines across the panel on Mechanical 1 with 'V-CUT' written at both ends, as JLCPCB asks) | tabs (mouse bites: 0.6 mm holes five to a tab, the rout path drawn on Mechanical 1)",
    "toolingHoles": "default true: 2 mm unplated holes and 1 mm fiducials when rails are 5 mm or wider"
   },
   "longRunning": false,
   "name": "altium_panelize",
   "output": {
    "boardMm": "[w, h] of one board's outline",
    "boardsAt": "[[x, y]] each board's outline corner from the panel's corner",
    "jlcpcb": "{rules:[{rule, ok (true|false|null = a note), detail}], fits}",
    "nearestCopperToEdge": "{mm, at}",
    "panelMm": "[w, h]",
    "panelPath": "path",
    "project": "{path, added}",
    "saved": "bool",
    "separation": "{kind, cutsX, cutsY | tabs, holes, routLines, applied, failed}",
    "warnings": "[{copperOutsideOutline}]"
   },
   "pitfalls": [
    "Opens the board, then creates and saves the panel; without projectPath the saved panel is closed (open it with altium_open_document).",
    "tabs refuses a board that draws its own outline on a mechanical layer: every copy brings it along closed and a router would cut each board free.",
    "JLCPCB's rules as published (V-cut standards and mouse-bite guide, read 2026-10-23): V-cut panels 70 to 475 mm, 0.6 mm boards or thicker, copper 0.4 mm (1.0 recommended) from a cut, at most 25 cuts a side; mouse bites 0.6 mm holes 5 to a set, gaps of 1.2 mm or more."
   ],
   "related": [
    "altium_fab_check",
    "altium_export_manufacturing",
    "altium_board_features",
    "altium_set_outline"
   ],
   "statusVerb": null,
   "summary": "Step and repeat a board into a manufacturing panel: a new .PcbDoc holding Altium's own embedded board array of the board (rows x cols), with rails, the panel frame on the outline layer, three tooling holes and three fiducials; boards separated by JLCPCB-style V-score lines or mouse-bite tabs, with JLCPCB's rules checked. The array stays linked to the board.",
   "timeoutSeconds": 240
  },
  {
   "example": {
    "fab": "jlcpcb"
   },
   "hint": "Computed by the EDA Bridge Standard's shared engine (adom-eda-checks). Fab limits come from adom/pcb-design-rules' records, bundled with the bridge: each finding names the vendor's page and the date it was read. limits adds or overrides any limit. The measured values are what a fab's order form asks for.",
   "input": {
    "copperOz": "outer copper weight for the preset (default: read from the stack)",
    "fab": "a vendor adom/pcb-design-rules covers (jlcpcb, pcbway, osh-park, eurocircuits, aisler, allpcb, elecrow, nextpcb, seeed-fusion, advanced-circuits-4pcb, sierra-circuits, macrofab, adom-3rdpartyfab): its record for this board's layer count (source page and date read in the reply); or a record object from that page",
    "filePath": "the .PcbDoc (opened first)",
    "limits": "{minTrack, minClearance, minViaDrill, minViaDiameter, minViaAnnularRing, minPadHole, minPadAnnularRing, minSmdPad, minEdgeClearance, minHoleToHoleVia, minHoleToHolePad, maxDrill, minSilkLine, minSilkText, maxLayers, minBoardMm:[w,h], maxBoardMm:[w,h]} in mm - any fab's numbers; with fab, these override the preset",
    "process": "the record's process (default standard)"
   },
   "longRunning": false,
   "name": "altium_fab_check",
   "output": {
    "costlierOrBelowRecommended": "[{feature, boardMm, note}]",
    "fab": "{name, service, copperOz, source, read, notes} | null",
    "fits": "bool | null",
    "measured": "{track, viaDrill, viaDiameter, viaAnnularRing, padHole, padAnnularRing, smdPad, edgeClearance, holeToHoleVia, holeToHolePad, largestDrill, silkText, silkLine: {mm, at}, clearanceRule, copperLayers, boardSize, counts}",
    "outsideLimits": "[{limit, limitMm, boardMm, at}]"
   },
   "pitfalls": [
    "Measures the board as it is now, from the live document: routed copper, vias and pads.",
    "Board size is the outline's bounding box."
   ],
   "related": [
    "altium_routing_state",
    "altium_read_rules",
    "altium_layer_stack",
    "altium_export_manufacturing",
    "altium_run_drc"
   ],
   "statusVerb": null,
   "summary": "Before ordering: the board's fab-relevant minimums measured from the live board (narrowest track, smallest via drill, diameter and annular ring, smallest pad hole and ring, smallest SMD pad, clearance rule, copper layers, board size), each with where it is; with a fab's limits, which ones fall short.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "params": true,
    "path": "C:\\\\work\\\\Power.SchDoc"
   },
   "hint": "The saved file, not the live sheet: an open Altium's unsaved edits are not in it (altium_schematic_data reads those). Useful when Altium is closed, busy or slow, and to check UniqueIDs before Update PCB.",
   "input": {
    "params": "bool, default false - every parameter with its value",
    "path": "the .SchDoc (alias filePath)",
    "pins": "bool, default true - each part's own pins plus the shared part 0"
   },
   "longRunning": false,
   "name": "altium_read_sheet_file",
   "output": {
    "components": "[{designator, libReference, comment, description, uniqueId, partId, partCount, xMil, yMil, orientation, sourceLibrary, params?, pins?}]",
    "count": "int",
    "elapsedMs": "int",
    "format": "the file header"
   },
   "pitfalls": [
    "Binary .SchDoc only (Altium's default); an ASCII-format sheet is refused by name.",
    "No connectivity: nets come from altium_netlist."
   ],
   "related": [
    "altium_schematic_data",
    "altium_part_parameters",
    "altium_bom",
    "altium_netlist"
   ],
   "statusVerb": null,
   "summary": "Read a schematic sheet straight from its .SchDoc file, without Altium (it need not be installed or running): every part with its designator, library reference, comment, UniqueID, part number, position, parameters and pins, in milliseconds.",
   "timeoutSeconds": 30
  },
  {
   "example": {
    "members": [
     "U1",
     "R1",
     "C1"
    ],
    "name": "CH1",
    "room": true
   },
   "hint": "Use a class per channel or block: rules scope with InComponentClass('<name>'), and the room shows the block's area to the user and to DRC.",
   "input": {
    "filePath": "the .PcbDoc (opened first)",
    "members": "[designators]",
    "name": "class name (omit to list)",
    "remove": "bool - delete the class and its room",
    "room": "true (fit around the members' pads, 1 mm margin) | {marginMm} | {rect: [x1, y1, x2, y2] mm}"
   },
   "longRunning": false,
   "name": "altium_component_classes",
   "output": {
    "classes": "[{name, members}] (list)",
    "members": "[designator]",
    "missing": "[designator not on the board]",
    "room": "Altium's description of the room rule",
    "roomMm": "[x1, y1, x2, y2]"
   },
   "pitfalls": [
    "The room is a confinement rule ('Adom room <name>', top layer): a part outside it is a DRC violation, not a move.",
    "The same name replaces the class and its room."
   ],
   "related": [
    "altium_net_classes",
    "altium_replicate_layout",
    "altium_add_rule",
    "altium_find_space"
   ],
   "statusVerb": null,
   "summary": "List, make or remove component classes on the board, each optionally with a room: a placement area that keeps its parts together (fitted around the parts or a rectangle). The classes scope rules and group a channel for replicate_layout.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "filePath": "C:\\\\work\\\\Board.PcbDoc"
   },
   "hint": "Add teardrops after routing and before the final pour and DRC: altium_repour, then altium_run_drc.",
   "input": {
    "filePath": "the .PcbDoc (opened first)",
    "force": "bool, default false: add even where a teardrop breaks a rule",
    "remove": "bool, default false (add)",
    "save": "bool, default true",
    "selectedOnly": "bool, default false (all)",
    "smdPads": "bool, default true",
    "tJunctions": "bool, default true",
    "tracks": "bool, default true",
    "vias": "bool, default true"
   },
   "longRunning": false,
   "name": "altium_teardrops",
   "output": {
    "dialogsLeft": "[anything Altium asked]",
    "steps": "[mode, objects, toggles, OK]",
    "teardropsAfter": "int",
    "teardropsBefore": "int"
   },
   "pitfalls": [
    "Altium's own sizes are used (via 70% width / 30% length, pads 200% / 100%, curved).",
    "force:true places teardrops that violate clearance: leave it off unless the user asks."
   ],
   "related": [
    "altium_repour",
    "altium_run_drc",
    "altium_routing_state",
    "altium_selection"
   ],
   "statusVerb": null,
   "summary": "Add (or remove) teardrops with Altium's own Tools > Teardrops: on vias and through-hole pads, SMD pads, track width changes and T-junctions, for the whole board or the selection; teardrops counted before and after.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "groups": [
     {
      "nets": [
       "D0",
       "D1",
       "D2",
       "D3"
      ],
      "toleranceMm": 0.25
     }
    ]
   },
   "hint": "Lengthen the short nets of a group with altium_route_net (a detour) until spreadMm is within tolerance; Altium's interactive length tuning is the hand alternative.",
   "input": {
    "filePath": "the .PcbDoc (opened first)",
    "groups": "[{nets:[..], toleranceMm?: 0.5}] - matched-length groups (a DDR byte lane, a parallel bus)",
    "nets": "[net] - default every routed net",
    "pairs": "[{name?, pos, neg}] - default the board's differential pairs"
   },
   "longRunning": false,
   "name": "altium_net_lengths",
   "output": {
    "groups": "[{nets:[{net, lengthMm, shortByMm}], spreadMm, withinTolerance, longest}]",
    "groupsOutOfTolerance": "int",
    "nets": "[{net, lengthMm, byLayer, vias, segments}]",
    "pairs": "[{name, pos, neg, posMm, negMm, skewMm}]"
   },
   "pitfalls": [
    "A net with branches sums every branch: a multi-pin net's length is its total copper, not pin to pin.",
    "Vias are counted, not added to the length."
   ],
   "related": [
    "altium_routing_state",
    "altium_route_net",
    "altium_diff_pairs",
    "altium_add_rule"
   ],
   "statusVerb": null,
   "summary": "Routed length of every net (or the ones named) on the live board, by layer with its vias; the skew inside each differential pair; and the spread of matched-length groups against a tolerance.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "filePath": "C:\\\\work\\\\Board.PcbDoc"
   },
   "hint": "Run it before fab outputs and before 3D or screenshot renders: fabs trim silk off pads anyway, but a board that shows ink on copper looks wrong.",
   "input": {
    "check": "bool, default true: DRC before and after",
    "clipLocked": "bool, default false",
    "deleteOutsideBoard": "bool, default true",
    "filePath": "the .PcbDoc (opened first)",
    "minRemainingMil": "shortest silk segment kept (Altium's default 5.9 mil)",
    "moveText": "bool, default true: move text off pads (within Altium's Max Distance) instead of clipping it",
    "save": "bool, default true",
    "selectedOnly": "bool, default false"
   },
   "longRunning": false,
   "name": "altium_silkscreen_prep",
   "output": {
    "after": "{same}",
    "before": "{silkToSolderMask, silkToSilk, silkToBoardRegion, maskSliver}",
    "dialogsLeft": "[anything Altium asked]",
    "silkOffCopper": "bool",
    "steps": "[toggles, OK]"
   },
   "pitfalls": [
    "It uses the board's SilkToSolderMaskClearance rule (Use Design Rules stays on).",
    "Text that cannot move within Max Distance stays and is counted in after.silkToSolderMask."
   ],
   "related": [
    "altium_silk_state",
    "altium_apply_silkscreen",
    "altium_run_drc",
    "altium_export_manufacturing"
   ],
   "statusVerb": null,
   "summary": "Clean the silkscreen off the copper with Altium's own Tools > Silkscreen Preparation: silk clipped clear of every mask opening (pad) by the board's silk rule, designators moved off pads where they fit, silk outside the board deleted; the silkscreen DRC hits counted before and after.",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "expect": {
     "GND": [
      "U1.4",
      "U10.4"
     ],
     "VBUS": [
      "U1.1",
      "U10.1"
     ]
    },
    "projectPath": "C:\\\\work\\\\Board.PrjPcb"
   },
   "hint": "Use it to check a schematic the AI drew or edited before altium_update_pcb: expect the nets you meant and read mismatches.",
   "input": {
    "expect": "optional {net: [\"U1.3\", ...]}: compare pin by pin",
    "net": "optional: one net",
    "projectPath": ".PrjPcb (required)"
   },
   "longRunning": false,
   "name": "altium_netlist",
   "output": {
    "compileErrors": "[messages]",
    "mismatches": "[{net, missing, extra} | {net, unexpected}] (expect)",
    "netCount": "int",
    "nets": "{net: [pin]}"
   },
   "pitfalls": [
    "Unnamed nets read as Altium names them (NetU2_3).",
    "Compiles the project first: the reply is the design as Altium sees it now."
   ],
   "related": [
    "altium_compile",
    "altium_schematic_data",
    "altium_sch_connect",
    "altium_sch_sheet_symbol",
    "altium_update_pcb"
   ],
   "statusVerb": null,
   "summary": "The compiled netlist of a project: every net with its pins (Designator.Pin) across every sheet, the hierarchy resolved; or one net; or compare with the nets you expect.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "child": "Power.SchDoc",
    "entries": [
     {
      "io": "input",
      "name": "VIN",
      "net": "VBUS"
     },
     {
      "io": "output",
      "name": "3V3",
      "net": "3V3"
     },
     {
      "io": "passive",
      "name": "GND",
      "net": "GND"
     }
    ],
    "projectPath": "C:\\work\\Board.PrjPcb",
    "sheet": "C:\\work\\Top.SchDoc"
   },
   "hint": "Then connect the child's circuit to its ports (altium_sch_connect kind:'port', or a wire to stubEndMil) and altium_compile {projectPath}: entries and ports join by name.",
   "input": {
    "child": "the child .SchDoc (required; a name alone sits beside the parent)",
    "entries": "[{name, io: input|output|bidirectional|passive, side?: left|right (default inputs left), net?: a parent net to join (a stub and a net label), stubMil?: 300}]",
    "name": "the symbol's designator (default the child's name)",
    "ports": "bool, default true: put a port on the child for each entry it lacks",
    "portsAt": "{left, right, top} mil on the child (defaults 1000, 15000, 9500)",
    "projectPath": ".PrjPcb: lists the child when it is not listed yet",
    "save": "bool, default true",
    "sheet": "the parent .SchDoc (required)",
    "widthMil": "default 1400",
    "x": "mil, the symbol's top-left corner (default 2000)",
    "y": "mil (default 8000)"
   },
   "longRunning": false,
   "name": "altium_sch_sheet_symbol",
   "output": {
    "childCreated": "bool",
    "ports": "{placed:[{name, io, atMil, stubEndMil}], alreadyThere:[name]}",
    "steps": "[childCreated | addedToProject]",
    "symbol": "{name, file, atMil, sizeMil, entries:[{name, side, io, net, atMil}]}"
   },
   "pitfalls": [
    "Altium never places a sheet entry by itself (its position stays 0,0 and it draws nowhere): the bridge puts each one on the symbol's edge, 100 mil apart.",
    "Ports already on the child (by name) are reported in alreadyThere, not doubled."
   ],
   "related": [
    "altium_sch_connect",
    "altium_compile",
    "altium_schematic_data",
    "altium_build_schematic"
   ],
   "statusVerb": null,
   "summary": "Make a design hierarchical: a sheet symbol on the parent sheet for a child sheet, its entries joined to the parent's nets, and matching ports on the child. A child that does not exist yet is made from Altium's sheet template and added to the project.",
   "timeoutSeconds": 240
  },
  {
   "example": {
    "fiducials": [
     {
      "x": 5,
      "y": 5
     },
     {
      "x": 45,
      "y": 25
     }
    ],
    "mountingHoles": {
     "corners": {
      "inset": 4
     },
     "drill": 3.2
    },
    "stitching": {
     "net": "GND",
     "pitch": 4
    }
   },
   "hint": "dryRun first to see the stitching grid. After stitching, altium_repour so the net's pours join through the vias, then altium_run_drc.",
   "input": {
    "dryRun": "bool - plan only",
    "expectPath": "optional",
    "expectedRevision": "optional",
    "fiducials": "[{x, y, size?: 1, opening?: 2 (mask opening diameter), side?: top|bottom}]",
    "filePath": "the .PcbDoc (opened first; expectPath is opened too)",
    "keepouts": "[{rect: [x1, y1, x2, y2] mm, layer?: all (the Keep-Out layer, default) | F.Cu | B.Cu | In<n>.Cu}] - stitching in the same call keeps out of them",
    "mountingHoles": "[{x, y, drill?: 3.2, plated?: false, pad?: drill+2.8 when plated, net?}] or {corners: {inset: 4}, drill?, plated?, net?}",
    "stitching": "{net (required), pitch?: 5, size?: 0.6, drill?: 0.3, clearance?: 0.3, edge?: 1 (from the outline), region?: [[x,y],..], max?: 400, underParts?: false (vias stay out of each part's pad box)}"
   },
   "longRunning": false,
   "name": "altium_board_features",
   "output": {
    "applied": "int",
    "planned": "{mountingHoles, fiducials, stitching:{count, points}}",
    "results": "[ok|err:..] per item",
    "state": "routing_state after"
   },
   "pitfalls": [
    "Stitching keeps the pad clearance conservative (a pad's circumscribed circle) and does not look at pours: pours of other nets repour around the vias.",
    "Unplated holes are bare holes (pad = drill); plated holes take a ring and can join a net (e.g. GND)."
   ],
   "related": [
    "altium_place_vias",
    "altium_repour",
    "altium_run_drc",
    "altium_routing_state"
   ],
   "statusVerb": null,
   "summary": "Add the furniture every real board needs in one undo step: mounting holes (at points or the four corners), fiducials, keepout areas, and a stitching-via grid on a net that keeps clear of every other net's copper, every pad and the board edge.",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "clearanceMm": 0.3,
    "near": "U1",
    "part": "C10"
   },
   "hint": "Move the part with altium_move_parts {parts:[{ref, x, y, rotation}]} to a spot, then altium_routing_drc. Extents follow Altium's Component Clearance rule: 3D bodies and pads, or every primitive but text for a part with no body.",
   "input": {
    "check": "bool - report overlaps instead",
    "clearanceMm": "default 0.25",
    "copper": "bool, default true - avoid that side's tracks and vias",
    "count": "default 5",
    "edgeMm": "from the outline, default 0.3",
    "near": "designator to place beside (or at: {x, y} mm)",
    "part": "designator of the part to place (its own size and origin), or sizeMm: [w, h]",
    "precise": "bool, with check - also run Altium's batch DRC and list its Component Clearance violations (primitive to primitive)",
    "radiusMm": "search radius, default 10",
    "side": "top | bottom (default the part's)"
   },
   "longRunning": false,
   "name": "altium_find_space",
   "output": {
    "outsideOutline": "[designator] (check)",
    "overlaps": "[[a, b]] (check)",
    "spots": "[{x, y (the part origin, for move_parts), distanceMm, extent}]"
   },
   "pitfalls": [
    "A part with no 3D body is measured by its silkscreen outline too, as Altium does: dense boards report silk-to-silk overlaps.",
    "Rotations are kept: rotate first if the part should sit another way."
   ],
   "related": [
    "altium_move_parts",
    "altium_routing_state",
    "altium_routing_drc"
   ],
   "statusVerb": null,
   "summary": "Free spots on the board for a part near another (clear of every other part on that side, of that side's tracks and vias, and inside the outline), nearest first; or check:true lists parts that already overlap or leave the outline.",
   "timeoutSeconds": 180
  },
  {
   "example": {},
   "hint": "Lets the user point at parts in Altium and say 'these': move them with altium_move_parts {ref, dx, dy}, replicate them with altium_replicate_layout.",
   "input": {
    "filePath": "optional: the document to make current first",
    "select": "[refs] - optional: select exactly these first (everything else deselected), to show the user which parts you mean"
   },
   "longRunning": false,
   "name": "altium_selection",
   "output": {
    "kind": "board | sheet",
    "selected": "[{ref, x, y, rotation, side, footprint, widthMm, heightMm}] or [{designator, xMil, yMil, orientation, libReference, comment}]"
   },
   "pitfalls": [
    "Only components are reported (selected tracks and vias are not)."
   ],
   "related": [
    "altium_move_parts",
    "altium_replicate_layout",
    "altium_zoom_to"
   ],
   "statusVerb": null,
   "summary": "What the user has selected in the current board (components with position mm, rotation, side, footprint, size) or sheet (components with location mils and orientation).",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "minImprovementMm": 0.5
   },
   "hint": "Rotate with altium_move_parts {parts:[{ref, rotation}]} (position kept).",
   "input": {
    "filePath": "optional .PcbDoc",
    "minImprovementMm": "default 0.6",
    "parts": "[refs] - optional, default every 2-pad part",
    "planeNetPads": "a net with more pads than this is treated as a plane (nearest-pad distance), default 12"
   },
   "longRunning": false,
   "name": "altium_check_orientation",
   "output": {
    "checked": "int",
    "suggestions": "[{ref, rotation, suggested, airlineNowMm, airlineThenMm, savesMm}]"
   },
   "pitfalls": [
    "Routed copper is not considered: on a routed board these are hints."
   ],
   "related": [
    "altium_move_parts",
    "altium_find_space",
    "altium_routing_state"
   ],
   "statusVerb": null,
   "summary": "Advisory: 2-pad parts whose rotation could be better. Each orthogonal rotation is scored in place by airline length (a routable net's MST with the pad there; a plane-like net's distance to its nearest pad); parts whose best rotation saves minImprovementMm are listed. Nothing is moved.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "source": [
     "U1",
     "R1",
     "C1"
    ],
    "targets": [
     [
      "U2",
      "R2",
      "C2"
     ],
     [
      "U3",
      "R3",
      "C3"
     ]
    ]
   },
   "hint": "Read the channels with altium_selection or altium_component_data; route the targets after (routing is not copied). Check with altium_find_space {check:true}.",
   "input": {
    "anchor": "optional ref from source (default the first)",
    "filePath": "optional .PcbDoc",
    "source": "[refs] of the placed channel (2 or more)",
    "targets": "[[refs], ...] - each in the same order as source"
   },
   "longRunning": false,
   "name": "altium_replicate_layout",
   "output": {
    "footprintMismatches": "[..] parts whose footprint differs from their source part",
    "moved": "int",
    "moves": "[{ref, x, y, rotation}]"
   },
   "pitfalls": [
    "Routing and pours are not copied."
   ],
   "related": [
    "altium_move_parts",
    "altium_selection",
    "altium_find_space"
   ],
   "statusVerb": null,
   "summary": "Copy one channel's placement to matching channels: each target keeps its anchor part where it is and every other part takes the source's offset and rotation from the anchor (turned by the anchors' rotation difference).",
   "timeoutSeconds": 180
  },
  {
   "example": {
    "outjobPath": "C:/proj/board.OutJob"
   },
   "hint": "Run a container with altium_run_outjob {outjobPath, projectPath, medium:'<container name>'}.",
   "input": {
    "outjobPath": "path to the .OutJob (required)"
   },
   "longRunning": false,
   "name": "altium_outjob_info",
   "output": {
    "groups": "[{name, variant, containers: [{name, type, outputs}], outputs: [{type, name, document, enabled, inMedia, settings}]}]"
   },
   "pitfalls": [
    "Reads the saved file: an OutJob open in Altium with unsaved edits is read as saved."
   ],
   "related": [
    "altium_run_outjob",
    "altium_export_manufacturing"
   ],
   "statusVerb": null,
   "summary": "An OutJob's containers (output media), the outputs in each, and their key settings (units, decimals, plotted layer count), read from the .OutJob file: Altium need not be running.",
   "timeoutSeconds": 30
  },
  {
   "example": {
    "query": "LM358"
   },
   "hint": "altium_show_symbol / altium_read_symbol on the best match; it is a style reference for a new symbol too.",
   "input": {
    "kind": "symbol (default) | footprint",
    "libraries": "[paths] - optional, default the installed libraries",
    "query": "part of the name (required)"
   },
   "longRunning": false,
   "name": "altium_find_symbol",
   "output": {
    "best": "the exact match, else the shortest name containing it",
    "matches": "[{name, library, exact}]"
   },
   "pitfalls": [
    ".IntLib files are not searched (altium_extract_intlib gives their sources); the Altium 365 workspace is searched with altium_workspace_search."
   ],
   "related": [
    "altium_show_symbol",
    "altium_read_symbol",
    "altium_list_library",
    "altium_workspace_search"
   ],
   "statusVerb": null,
   "summary": "Find symbols (or footprints with kind:'footprint') by part of their name across libraries: the given ones, or every installed .SchLib/.PcbLib.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "name": "MPN",
    "projectPath": "C:/proj/board.PrjPcb"
   },
   "hint": "Change values with altium_sheet_params; altium_bom groups the purchasing ones by MPN.",
   "input": {
    "name": "a parameter name - optional",
    "projectPath": "path to the .PrjPcb (required)"
   },
   "longRunning": false,
   "name": "altium_part_parameters",
   "output": {
    "names": "[{name, parts}]",
    "values": "[{designator, value, sheet}] (with name)"
   },
   "pitfalls": [],
   "related": [
    "altium_sheet_params",
    "altium_bom",
    "altium_schematic_data"
   ],
   "statusVerb": null,
   "summary": "The parameter names a project's parts carry (with how many parts carry each), or with name, that parameter's value on every part.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "clearance": 0.3,
    "name": "Power",
    "nets": [
     "VIN",
     "VOUT",
     "GND",
     "SW"
    ],
    "width": 0.5
   },
   "hint": "Rules land first among their kind, so they outrank the board-wide ones. Existing tracks keep their width: re-route the class's nets or check with altium_run_drc. altium_save keeps it.",
   "input": {
    "clearance": "mm - optional rule 'Adom <name> clearance' (class to All)",
    "filePath": "path to the .PcbDoc - optional, else the current board",
    "name": "class name; omit to list",
    "nets": "[string] board net names (required to make one)",
    "remove": "bool - delete the class and its two rules",
    "width": "mm (0.5) or {min, preferred, max} in mm - optional rule 'Adom <name> width'"
   },
   "longRunning": false,
   "name": "altium_net_classes",
   "output": {
    "classes": "[{name, superClass, nets}] (list)",
    "members": "int",
    "notOnBoard": "[string] nets that were not found",
    "rules": "[{kind, success, ..}]",
    "scope": "InNetClass('<name>')"
   },
   "pitfalls": [
    "Net names must exist on the board (altium_list_nets); missing ones are reported in notOnBoard, not created.",
    "A class made on the board, not in the schematic, can be removed by a later change order if the project's comparator removes board-only classes."
   ],
   "related": [
    "altium_add_rule",
    "altium_list_nets",
    "altium_read_rules",
    "altium_diff_pairs",
    "altium_set_design_rules"
   ],
   "statusVerb": null,
   "summary": "Net classes on the current board: list them with their nets, or make one (replacing a class of that name) with an optional width and clearance rule scoped to it, or remove one with its rules. Power nets wider, a high-voltage class with more clearance.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "name": "USB",
    "neg": "USB_DN",
    "pos": "USB_DP"
   },
   "hint": "Pair impedance and gap come from Altium's Differential Pairs Routing rule; set width/clearance for the pair's nets with altium_net_classes or altium_add_rule.",
   "input": {
    "filePath": "path to the .PcbDoc - optional",
    "name": "pair name; omit to list",
    "neg": "negative net (e.g. USB_N)",
    "pos": "positive net (e.g. USB_P)",
    "remove": "bool"
   },
   "longRunning": false,
   "name": "altium_diff_pairs",
   "output": {
    "pair": "string",
    "pairs": "[{name, pos, neg}] (list)",
    "replaced": "bool"
   },
   "pitfalls": [
    "Both nets must exist on the board."
   ],
   "related": [
    "altium_net_classes",
    "altium_list_nets",
    "altium_add_rule"
   ],
   "statusVerb": null,
   "summary": "Differential pairs on the current board: list them, define one from two nets (replacing a pair of that name), or remove one. Altium's differential-pair router and rules work on these.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "filePath": "C:/proj/board.PcbDoc",
    "strategy": "Default 2 Layer Board"
   },
   "hint": "Look at the result before keeping it (altium_show_2d_board) and check it with altium_routing_drc. Altium's rules drive Situs: set them first (altium_set_design_rules, altium_add_rule).",
   "input": {
    "filePath": "path to the .PcbDoc - optional, else the current board",
    "lockPreroutes": "bool, default true - existing tracks are kept",
    "ripupViolations": "bool, default false",
    "save": "bool, default false",
    "strategy": "Default 2 Layer Board | Default Multi Layer Board | Default 2 Layer With Edge Connectors | General Orthogonal | Via Miser | Cleanup (default: the dialog's current)",
    "timeout": "seconds, default 600"
   },
   "longRunning": false,
   "name": "altium_autoroute",
   "output": {
    "after": "{unconnected, errors}",
    "before": "{unconnected, errors}",
    "saved": "bool",
    "steps": "[..]"
   },
   "pitfalls": [
    "Parts outside the board outline get routed to where they sit: place them first (altium_move_parts).",
    "With lockPreroutes:false Situs rips up and reroutes existing tracks."
   ],
   "related": [
    "altium_route_net",
    "altium_routing_drc",
    "altium_set_design_rules",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Altium's own autorouter (Situs) on the current board: picks a strategy, keeps existing routing locked by default, routes, and answers the unconnected count and DRC errors before and after. Not saved unless save:true.",
   "timeoutSeconds": 900
  },
  {
   "example": {
    "projectPath": "C:/proj/board.PrjPcb"
   },
   "hint": "Then altium_update_pcb carries the designators to the board.",
   "input": {
    "dryRun": "bool, default false",
    "projectPath": "path to the .PrjPcb (required)",
    "save": "bool, default true"
   },
   "longRunning": false,
   "name": "altium_annotate",
   "output": {
    "planned": "[..] (dryRun)",
    "renamed": "[{sheet, from, to, result}]",
    "skippedMultiPart": "[{sheet, designator, libReference, partId}]"
   },
   "pitfalls": [
    "Multi-part components with '?' are left alone (their parts share one designator); use Altium's Tools > Annotation for those."
   ],
   "related": [
    "altium_sch_place_part",
    "altium_update_pcb",
    "altium_sch_edit"
   ],
   "statusVerb": null,
   "summary": "Number every '?' designator (R?, C?, U?) across the project's sheets: the lowest free number per prefix, top-left first on each sheet. dryRun shows the plan.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "set": {
     "Revision": "B",
     "Title": "12 V to 5 V buck"
    },
    "sheet": "C:/proj/Main.SchDoc"
   },
   "hint": "The title block shows them through =Title, =DocumentNumber, =Revision ... special strings.",
   "input": {
    "save": "bool, default true",
    "set": "{name: value} (optional; missing parameters are added)",
    "sheet": "path to the .SchDoc (required)"
   },
   "longRunning": false,
   "name": "altium_doc_params",
   "output": {
    "params": "[{name, value}]",
    "saved": "bool",
    "set": "int"
   },
   "pitfalls": [],
   "related": [
    "altium_sch_edit",
    "altium_export_pdf"
   ],
   "statusVerb": null,
   "summary": "Read or set a sheet's document parameters: the title block (Title, DocumentNumber, Revision, DrawnBy, Author, CompanyName, ...).",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "projectPath": "C:/proj/board.PrjPcb"
   },
   "hint": "Preview first (the default): removeParts are board parts on no sheet (test pads, fiducials, mounting holes) that the change order would DELETE; it refuses them unless allowRemovals:true. New parts land beside the board outline: place them (altium_move_parts) and check with altium_routing_drc.",
   "input": {
    "allowRemovals": "bool, default false - let the change order delete board parts that are on no sheet",
    "execute": "bool, default false - false only previews",
    "projectPath": "path to the .PrjPcb (required)",
    "timeout": "seconds, default 300"
   },
   "longRunning": false,
   "name": "altium_update_pcb",
   "output": {
    "afterExecute": "[string]",
    "board": "path",
    "changeOrder": "[string] - the dialog's first page (groups carry counts)",
    "dialogs": "[..] - anything Altium asked",
    "executed": "bool",
    "preview": "{addParts, removeParts, sheetParts, boardParts}",
    "steps": "[..]"
   },
   "pitfalls": [
    "Save the sheets first (the sch_* verbs save by default).",
    "The project must contain a .PcbDoc."
   ],
   "related": [
    "altium_annotate",
    "altium_sch_place_part",
    "altium_move_parts",
    "altium_routing_drc"
   ],
   "statusVerb": null,
   "summary": "Design > Update PCB Document from the schematic (the engineering change order): parts added, removed or renamed, nets and footprints updated on the board. Previews by default; execute:true runs it (Execute Changes, Close), refusing to delete board parts unless allowRemovals:true.",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "projectPath": "C:/proj/board.PrjPcb"
   },
   "hint": "Pull the file with ab's pull_file.",
   "input": {
    "assembly": "bool, default false - Altium's Assembly Drawings output (needs a board in the project)",
    "board": "bool, default false - the composite print",
    "fabrication": "bool, default false - Altium's PCB Print fabrication drawing",
    "output": "path of the .pdf, default <project>.pdf beside it",
    "projectPath": "path to the .PrjPcb (required)",
    "timeout": "seconds, default 300"
   },
   "longRunning": false,
   "name": "altium_export_pdf",
   "output": {
    "assembly": "bool",
    "board": "bool",
    "fabrication": "bool",
    "outputBytes": "int",
    "pdfPath": "path",
    "sheets": "int"
   },
   "pitfalls": [],
   "related": [
    "altium_run_outjob",
    "altium_export_manufacturing"
   ],
   "statusVerb": null,
   "summary": "Every sheet of a project as one PDF, plus on request the board's composite print, Altium's assembly drawings (top and bottom, designators on the parts) and its fabrication print, from an OutJob in a throwaway project; the user's project is not touched.",
   "timeoutSeconds": 600
  },
  {
   "example": {
    "designators": [
     "R1",
     "R2"
    ],
    "params": {
     "MPN": "RC0402FR-0710KL",
     "Manufacturer": "YAGEO",
     "Mouser Part #": "603-RC0402FR-0710KL"
    },
    "projectPath": "C:/proj/board.PrjPcb"
   },
   "hint": "The board picks the new parameters up with Design > Update PCB Document; altium_bom reads the sheets, so it shows them at once.",
   "input": {
    "designators": "[string] or 'R1,R2' (required; every part of a multi-part component)",
    "params": "{name: value} or 'Key=Value;Key=Value' (required)",
    "projectPath": "path to the .PrjPcb: each designator is found on whichever sheet holds it",
    "save": "bool, default true",
    "sheet": "path to a .SchDoc - or",
    "timeout": "seconds, default 90"
   },
   "longRunning": false,
   "name": "altium_sheet_params",
   "output": {
    "notFound": "[designator]",
    "sheets": "[{sheet, designators, paramsSet}]",
    "updated": "[designator]"
   },
   "pitfalls": [
    "Sheet parameters, not the library: altium_set_params changes a library part."
   ],
   "related": [
    "altium_bom",
    "altium_read_schematic",
    "altium_set_params"
   ],
   "statusVerb": null,
   "summary": "Write parameters onto PLACED parts on the schematic sheets (the BOM write-back): MPN, Manufacturer, Mouser/DigiKey/LCSC numbers, anything. A missing parameter is added hidden; one undo step per sheet; each touched sheet is saved.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "outjobPath": "C:/proj/Assembly.OutJob",
    "projectPath": "C:/proj/board.PrjPcb"
   },
   "hint": "files[] names the BOM the OutJob wrote; pull it with ab's pull_file. For part data without an OutJob, altium_read_schematic returns parameters per component.",
   "input": {
    "medium": "string, default 'Folder Structure'",
    "outjobPath": "path to an .OutJob - default: the bundled example Assembly.OutJob",
    "projectPath": "path to the .PrjPcb",
    "timeout": "seconds, default 300"
   },
   "longRunning": false,
   "name": "altium_export_bom",
   "output": {
    "dialogs": "[..]",
    "elapsedSec": "float",
    "files": "[relative paths]",
    "outjob": "path",
    "outputDir": "path | null",
    "surface": "bom"
   },
   "pitfalls": [
    "Without outjobPath it exports the BOM of Altium's EXAMPLE design.",
    "The default OutJob is the example's Assembly.OutJob, which runs every output in that medium, not only a BOM."
   ],
   "related": [
    "altium_run_outjob",
    "altium_export_gerber",
    "altium_read_schematic"
   ],
   "statusVerb": null,
   "summary": "Bill of materials export: altium_run_outjob with the assembly OutJob and the 'Folder Structure' medium as defaults.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "filePath": "C:/proj/board.PcbDoc",
    "output": "C:/proj/board.step"
   },
   "hint": "outputExists and products[] are the proof; then pull the file with ab's pull_file. Save the board first: the export reads the file on disk.",
   "input": {
    "componentsOption": "int, Altium ExportComponentOptions, default 0 (all)",
    "copperOption": "int, Altium ExportCopperOption, default 0 (no copper)",
    "filePath": "path to a .PcbDoc (saved state is exported) - default: the bundled example board",
    "folded": "bool, default false",
    "holes": "bool, default true (mechanical, electrical and free pad holes)",
    "lane": "outjob | extension, default outjob",
    "modelsOption": "int, Altium ExportModelsOption, default 2 (template default)",
    "nameOccurrences": "bool, default true - name each component occurrence after its designator, as KiCad's STEP does (step2glb --molecule finds MP1-MP4 by it)",
    "output": "path - default: <board>.step",
    "singlePart": "bool, default false (one merged part)",
    "suffix": "string, required with suffixType custom",
    "suffixType": "none | board | custom | id, default none - Altium always names parts by DESIGNATOR; this only picks the suffix",
    "timeout": "seconds, default 300"
   },
   "longRunning": false,
   "name": "altium_export_step",
   "output": {
    "elapsedSec": "float",
    "lane": "string",
    "occurrences": "{named: int} - component occurrences named after their designator",
    "output": "path",
    "outputBytes": "int",
    "outputExists": "bool",
    "products": "[string] - STEP PRODUCT names (how parts are named)"
   },
   "pitfalls": [
    "Part names are designators (J1, U3...), never the Comment or footprint: Altium has no option for that (suffixType 0-3 measured).",
    "Altium leaves every assembly occurrence unnamed; the bridge names each board component's occurrence after its designator (0.2.54), so tools that find parts by occurrence name (step2glb --molecule's MP1-MP4 anchoring) work as on a KiCad STEP.",
    "The throwaway project and OutJob are closed afterwards and the temp folder removed; the user's own project is never opened or changed.",
    "pcb_not_found / step_not_written / bad_args are named; dialogs from the OutJob come back under outjob.dialogs."
   ],
   "related": [
    "altium_run_outjob",
    "altium_save",
    "altium_show_3d_board"
   ],
   "statusVerb": null,
   "summary": "Headless STEP export of a board. Default lane 'outjob': Altium's own ExportSTEP output run from a throwaway project in %TEMP% that points at the board - no dialog, no click (measured on AD 26.9.1). lane:'extension' is the older AdomBridge .NET extension path.",
   "timeoutSeconds": 360
  },
  {
   "example": {
    "filePath": "C:/lib/VL53L5CX.kicad_sym"
   },
   "hint": "Output lands in 'Imported <stem>' beside the source. Then link footprints with altium_set_params {footprint}. For Adom parts prefer altium_import_part, which needs no extension.",
   "input": {
    "filePath": "path to a .kicad_sym / .kicad_sch / .kicad_pcb (required)",
    "mode": "string, default 'Import'",
    "timeout": "seconds, default 300"
   },
   "longRunning": false,
   "name": "altium_import_kicad",
   "output": {
    "elapsedSec": "float",
    "result": "string - the extension's result file"
   },
   "pitfalls": [
    "Footprints are NOT imported by Altium's KiCad importer.",
    "Same extension caveat as altium_export_step: on AD 26.9.1 it answered extension_timeout."
   ],
   "related": [
    "altium_extension_ping",
    "altium_install_extension",
    "altium_import_part",
    "altium_set_params"
   ],
   "statusVerb": null,
   "summary": "Import a KiCad file with Altium's own KiCad importer, driven through the AdomBridge .NET extension.",
   "timeoutSeconds": 300
  },
  {
   "example": {},
   "hint": "Sequence: altium_close, altium_install_extension, altium_launch, altium_extension_ping. Only altium_export_step and altium_import_kicad need it.",
   "input": {
    "remove": "bool, default false - uninstall instead"
   },
   "longRunning": false,
   "name": "altium_install_extension",
   "output": {
    "output": "string - installer stdout tail",
    "removed": "bool",
    "stderr": "string"
   },
   "pitfalls": [
    "Refused with altium_running while any Altium is up (it holds AdomBridge.dll open); remove:true is allowed while running.",
    "A failed extension load can stop Altium starting: put extension/REMOVE-AdomBridge.cmd on the Desktop first.",
    "It was unregistered on AD 26.9.1 after coinciding with a 'Could not start Vault Explorer' warning: install only when you need those two verbs."
   ],
   "related": [
    "altium_extension_ping",
    "altium_export_step",
    "altium_import_kicad",
    "altium_close"
   ],
   "statusVerb": null,
   "summary": "Install, update or remove the AdomBridge .NET extension (the PowerShell installer shipped beside the bridge). Altium must be CLOSED.",
   "timeoutSeconds": 200
  },
  {
   "example": {},
   "hint": "success -> altium_export_step / altium_import_kicad will work. installedOnDisk:true with extension_timeout = installed but not loading on this Altium build.",
   "input": {},
   "longRunning": false,
   "name": "altium_extension_ping",
   "output": {
    "elapsedSec": "float",
    "installedOnDisk": "bool",
    "result": "string"
   },
   "pitfalls": [
    "It spawns an X2 -R helper against the running instance: do not loop it."
   ],
   "related": [
    "altium_install_extension",
    "altium_export_step",
    "altium_import_kicad"
   ],
   "statusVerb": null,
   "summary": "Does the AdomBridge .NET extension answer? Sends AdomBridge:Ping through the -R lane and waits up to 30 s for its result file.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "libraryPath": "C:/lib/Test.PcbLib",
    "name": "R0603",
    "pads": "1,-30,0,35,37,rect,0;2,30,0,35,37,rect,0"
   },
   "hint": "The footprint is registered but the library is NOT saved: altium_save {filePath: libraryPath}. Then altium_add_body for 3D and altium_show_footprint to check. For a real part use altium_build_footprint (spec with silkscreen and courtyard).",
   "input": {
    "description": "string",
    "footprints": "[{name, pads, ...}] - optional: make several in one call (each over the shared args)",
    "libraryPath": "path to a .PcbLib (required)",
    "name": "string (required)",
    "pads": "'des,x_mil,y_mil,w_mil,h_mil,rect|round,hole_mil;...' - hole 0 = SMD",
    "timeout": "seconds, default 90"
   },
   "longRunning": false,
   "name": "altium_create_footprint",
   "output": {
    "data": "{footprint, library, libraryState: opened|created, pads: int}",
    "shot": "{image: base64 png, width, height}",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "errorCode bad_number = a pad field that must be a number was not; nothing is created.",
    "Units are MILS here; altium_build_footprint specs are millimetres.",
    "A fresh library carries the stray PCBComponent_1: altium_cleanup_libs."
   ],
   "related": [
    "altium_build_footprint",
    "altium_add_body",
    "altium_save",
    "altium_show_footprint"
   ],
   "statusVerb": null,
   "summary": "Create one footprint from a pad list in a PcbLib (the library is created and saved if the path does not exist) and return a proof frame.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "libraryPath": "C:/lib/Test.SchLib",
    "name": "CH340G",
    "pins": "1,GND,left,100;2,TXD,left,200;16,VCC,right,100"
   },
   "hint": "Library is UNSAVED: altium_set_params {footprint, params}, then altium_save {filePath: libraryPath}. For multi-mode symbols use altium_build_symbol_modes.",
   "input": {
    "bodyHeightMil": "int, default 600",
    "bodyWidthMil": "int, default 800",
    "description": "string",
    "designator": "string, default 'U'",
    "libraryPath": "path to a .SchLib (required)",
    "name": "string (required)",
    "pins": "'des,name,left|right|top|bottom,offset_mil[,part[,hiddenNet]];...' - part 1..N makes a multi-part symbol (a dual op-amp: its A pins part 1, B pins part 2), 0 puts a pin on every part (power); hiddenNet hides the pin and joins it to that net by name (shared power pins: '8,V+,left,300,0,VCC', or the compiler reports duplicate pins)",
    "symbols": "[{name, pins, ...}] - optional: make several in one call (each over the shared args)",
    "timeout": "seconds, default 90"
   },
   "longRunning": false,
   "name": "altium_create_symbol",
   "output": {
    "data": "{symbol, library, libraryState: opened|created, pins: int}",
    "shot": "{image: base64 png, width, height}",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "A fresh library carries the stray Component_1: altium_cleanup_libs.",
    "Pin offsets are mils along the chosen side; check shot.image for overlapping pins."
   ],
   "related": [
    "altium_build_symbol_modes",
    "altium_set_params",
    "altium_read_symbol",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Create one rectangular symbol from a pin list in a SchLib (the library is created and saved if the path does not exist) and return a proof frame.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "body": {
     "height": 1.75,
     "l": 4.9,
     "w": 3.9
    },
    "family": "dual",
    "libraryPath": "C:\\\\lib\\\\Parts.PcbLib",
    "name": "SOIC-8_3.9x4.9mm_P1.27mm",
    "padLength": 1.55,
    "padWidth": 0.6,
    "pins": 8,
    "pitch": 1.27,
    "span": 5.4
   },
   "hint": "dryRun first and compare padTable with the datasheet drawing; then build, check shot.image, altium_save the library and link it with altium_set_models.",
   "input": {
    "ballPad": "bga pad diameter mm",
    "body": "{w, l, height?, standoff?} mm - silkscreen, fab, courtyard, 3D",
    "cols": "bga",
    "courtyard": "margin mm, default 0.25",
    "description": "optional",
    "dryRun": "bool - return the pad table and spec only",
    "exposedPad": "{w, h, x?, y?, number?}",
    "family": "chip | dual | sot | quad | bga",
    "leftPins": "sot",
    "libraryPath": ".PcbLib (required unless dryRun; created if missing)",
    "missing": "bga ['B2', ...]",
    "name": "footprint name (required)",
    "padLength": "mm, along the lead (across the row)",
    "padShape": "roundrect (default) | rect | round | oval",
    "padWidth": "mm, along the row",
    "pins": "dual/quad total",
    "pinsPerSideX": "quad, top/bottom",
    "pinsPerSideY": "quad, left/right",
    "pitch": "mm",
    "polarized": "chip: add the pin-1 dot",
    "rightPins": "sot",
    "rows": "bga",
    "silkClearance": "default 0.2",
    "silkWidth": "default 0.15",
    "span": "mm, pad centre to pad centre across the rows (quad: left-right)",
    "spanY": "quad, top-bottom (default span)"
   },
   "longRunning": false,
   "name": "altium_footprint_from_land_pattern",
   "output": {
    "body3d": "{success}",
    "shot": "{image}",
    "spec": "the staged spec path",
    "summary": "{pads, courtyardMm, silkLines, padTable:[[name, x, y, w, h]]}"
   },
   "pitfalls": [
    "The numbers are the datasheet's RECOMMENDED LAND PATTERN, not the package outline: pad size and the pad-centre span.",
    "Pin 1 is top-left (Y up), counter-clockwise, the IPC convention."
   ],
   "related": [
    "altium_build_footprint",
    "altium_create_footprint",
    "altium_add_body",
    "altium_set_models",
    "altium_save",
    "altium_show_footprint"
   ],
   "statusVerb": null,
   "summary": "Build a complete footprint from the land pattern a datasheet prints: pads numbered the standard way (chip, dual SOIC/TSSOP/DFN, SOT, quad QFP/QFN, BGA), an exposed pad, the courtyard, silkscreen kept clear of the copper with a pin-1 dot, a fab outline with a pin-1 chamfer, and an extruded 3D body when the height is given.",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.PcbLib",
    "spec": "C:/lib/specs/VL53L5CX.fp.txt"
   },
   "hint": "Stage the spec with ab's send_files first. Then altium_add_body {step}, altium_plate_vias for thermal vias, altium_save. altium_import_part does all of it in one call.",
   "input": {
    "libraryPath": "path to a .PcbLib (required; created if missing)",
    "spec": "Windows path to the spec (tools/kicad2altium.py output; mm, Y up) (required)",
    "timeout": "seconds, default 240"
   },
   "longRunning": false,
   "name": "altium_build_footprint",
   "output": {
    "data": "{footprint, description, library, libraryState, pads, throughHolePads, drawingPrimitives}",
    "shot": "{image: base64 png, width, height}",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "The footprint name comes from the spec's META line, not from an argument.",
    "Pads with a repeated designator are legal and all map to that pin (the heatsink-via convention).",
    "Library is left UNSAVED."
   ],
   "related": [
    "altium_import_part",
    "altium_add_body",
    "altium_plate_vias",
    "altium_show_footprint"
   ],
   "statusVerb": null,
   "summary": "Build a complete footprint (pads, silkscreen, courtyard, arcs) in a PcbLib from a kicad2altium spec file on this machine, and return a proof frame.",
   "timeoutSeconds": 240
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.SchLib",
    "spec": "C:/lib/specs/VL53L5CX.sym.txt"
   },
   "hint": "Then altium_add_symbol_art for the chip outline, altium_add_models / altium_set_models for the footprint, altium_save. altium_symbol_mode {mode} frames each alternate.",
   "input": {
    "libraryPath": "path to a .SchLib (required; created if missing)",
    "spec": "Windows path to the spec (tools/symbol_modes.py output; mils, Y up) (required)",
    "timeout": "seconds, default 240"
   },
   "longRunning": false,
   "name": "altium_build_symbol_modes",
   "output": {
    "data": "{libref, library, libraryState, modes, pins, lines, displayModeCount}",
    "shot": "{image: base64 png, width, height}",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "libref comes from the spec's META line.",
    "Compare data.displayModeCount with data.modes before trusting the alternates.",
    "Library is left UNSAVED."
   ],
   "related": [
    "altium_import_part",
    "altium_add_symbol_art",
    "altium_symbol_mode",
    "altium_add_models"
   ],
   "statusVerb": null,
   "summary": "Build ONE SchLib component with N display modes (Normal + Alternate 1..N-1) from a symbol_modes spec file on this machine, and return a proof frame.",
   "timeoutSeconds": 240
  },
  {
   "example": {
    "footprintName": "VL53L5CX",
    "libraryPath": "C:/lib/Adom_ToF.PcbLib",
    "step": "C:/lib/VL53L5CX.step"
   },
   "hint": "altium_save {filePath: libraryPath}, then altium_show_3d_chip to look at it; boards that already place the part need PCB:UpdateFootprints. Never engrave the MPN into the STEP.",
   "input": {
    "bhMil": "int, default 100 - box depth",
    "bwMil": "int, default 100 - box width",
    "footprintName": "string - required when the library holds more than one footprint",
    "hMil": "int, default 40 - box height",
    "keepExisting": "bool, default false - ADD next to the existing bodies instead of replacing them (a deliberate second body)",
    "libraryPath": "path to a .PcbLib (required)",
    "soMil": "int, default 0 - standoff",
    "step": "Windows path to a .step - optional",
    "timeout": "seconds, default 90"
   },
   "longRunning": false,
   "name": "altium_add_body",
   "output": {
    "_hint": "string - what was replaced, and a WARNING when bodies are still stacked",
    "data": "{footprint, body, replacedBodies, keptExisting, bodiesBefore, sameNameFootprints, bodiesNow, bodiesOnCanvas}",
    "normalized": "string - the shifts applied",
    "replacedBodies": "int - old bodies removed before the add",
    "shot": "{image: base64 png, width, height}"
   },
   "pitfalls": [
    "It REPLACES by default (from 0.2.52): data.replacedBodies says how many old bodies went and data.bodiesNow should read 1. keepExisting:true is the only way to stack a second body.",
    "A bad step path ('could not load model') removes nothing: the old body stays.",
    "data.sameNameFootprints > 1 = several footprints share the name and only the FIRST got the body: altium_remove_footprint the stale copies.",
    "Without footprintName it acts on the only footprint in the library (name_required when there are several).",
    "'could not load model' = the STEP path is not on THIS machine: stage it with send_files."
   ],
   "related": [
    "altium_normalize_bodies",
    "altium_show_3d_chip",
    "altium_pcb_report",
    "altium_import_part",
    "altium_footprint_primitives"
   ],
   "statusVerb": null,
   "summary": "Put a 3D body on a footprint of a PcbLib: a STEP model, or an extruded box when no step is given. It REPLACES the footprint's existing 3D bodies (a re-import never stacks a second model) unless keepExisting:true. The bridge then re-aligns bodies onto the pads (normalize_bodies) and returns a frame.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.SchLib",
    "models": [
     {
      "description": "LGA-16 6.4x3.0",
      "name": "VL53L5CX",
      "pcblib": "C:/lib/Adom_ToF.PcbLib"
     }
    ],
    "params": {
     "Manufacturer Part Number": "VL53L5CXV0GC/1"
    },
    "symbolName": "VL53L5CX"
   },
   "hint": "Check data.models is what you sent, then altium_save. To REPLACE the footprint use altium_set_models.",
   "input": {
    "comment": "string",
    "description": "string",
    "libraryPath": "path to a .SchLib (required)",
    "models": "[{name, pcblib, description}]",
    "params": "{key: value}",
    "symbolName": "string (required)",
    "timeout": "seconds, default 120"
   },
   "longRunning": false,
   "name": "altium_add_models",
   "output": {
    "data": "{libref, models: int, params: int}",
    "shot": "{image: base64 png, width, height}"
   },
   "pitfalls": [
    "NOT idempotent: every call APPENDS another implementation. Repair = altium_set_models, or altium_remove_symbol + re-import.",
    "';' and '|' inside a description are rewritten (they are the spec separators).",
    "altium_read_symbol does not report models; use altium_symbol_prims {models:true}."
   ],
   "related": [
    "altium_set_models",
    "altium_set_params",
    "altium_symbol_prims",
    "altium_remove_symbol"
   ],
   "statusVerb": null,
   "summary": "Attach one or more PCBLIB footprint models, parameters, comment and description to a SchLib component (Altium's several-footprints-per-symbol mechanism).",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.PcbLib"
   },
   "hint": "altium_add_body already runs it. Use it on libraries built elsewhere when altium_show_footprint shows an empty canvas; then altium_save.",
   "input": {
    "footprintName": "string - optional filter",
    "libraryPath": "path to a .PcbLib - optional; opened first",
    "timeout": "seconds, default 120"
   },
   "longRunning": false,
   "name": "altium_normalize_bodies",
   "output": {
    "data": "{moved: int, shifts: string}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "Without libraryPath it acts on whatever PcbLib is current ('no PCB library is current' otherwise).",
    "It centres bodies on the pad-cluster centre: a deliberately offset body is moved too."
   ],
   "related": [
    "altium_add_body",
    "altium_pcb_report",
    "altium_show_3d_chip",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Move every 3D body of a PcbLib's footprints (or one footprint) onto its pad cluster. A body added through the canvas lands 50000 mil from the pads in the stored frame, which makes Zoom All frame 50 inches of nothing.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "comment": "VL53L5CX",
    "libraryPath": "C:/lib/Adom_ToF.SchLib",
    "params": {
     "LCSC Part #": "C2888092",
     "Manufacturer": "ST"
    },
    "symbolName": "VL53L5CX"
   },
   "hint": "Unsaved: altium_save {filePath: libraryPath}. 'LCSC Part #' and 'Manufacturer Part Number' are the JLC/BOM keys. altium_read_symbol shows the result.",
   "input": {
    "comment": "string",
    "footprint": "string - PcbLib footprint name to link",
    "libraryPath": "path to a .SchLib (required)",
    "params": "{key: value} or 'Key=Value;Key=Value'",
    "symbolName": "string - omit for the FIRST component",
    "timeout": "seconds, default 90"
   },
   "longRunning": false,
   "name": "altium_set_params",
   "output": {
    "data": "{component, paramsSet: int, footprint}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "footprint APPENDS an implementation on every call; use altium_set_models to end up with exactly one.",
    "Parameters are created HIDDEN (visible ones pile up over the symbol): altium_set_visibility to show one.",
    "Without symbolName it edits the first component in the library."
   ],
   "related": [
    "altium_read_symbol",
    "altium_set_visibility",
    "altium_set_models",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Set parameters on a SchLib component, optionally its comment, and optionally link a footprint by name.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.SchLib",
    "param": "Manufacturer Part Number",
    "symbolName": "VL53L5CX",
    "visible": true
   },
   "hint": "altium_save afterwards; altium_show_symbol to see where the text landed.",
   "input": {
    "libraryPath": "path to a .SchLib - optional; opened first",
    "param": "string - the parameter name",
    "symbolName": "string",
    "timeout": "seconds, default 90",
    "visible": "bool, default true"
   },
   "longRunning": false,
   "name": "altium_set_visibility",
   "output": {
    "data": "{param, visible: '1'|'0'}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "'parameter not found' = the name must match a parameter altium_read_symbol lists.",
    "Visible parameters stack over the symbol body: show few."
   ],
   "related": [
    "altium_set_params",
    "altium_read_symbol",
    "altium_show_symbol"
   ],
   "statusVerb": null,
   "summary": "Show or hide one named parameter on a SchLib component.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.SchLib",
    "symbolName": "VL53L5CX"
   },
   "hint": "The verification step after altium_import_part / altium_set_params: models[] shows which footprint the symbol is bound to (type PCBLIB, isCurrent true for the one a placed part uses). For the drawing use altium_symbol_prims.",
   "input": {
    "libraryPath": "path to a .SchLib - optional; opened first",
    "symbolName": "string",
    "timeout": "seconds, default 90"
   },
   "longRunning": false,
   "name": "altium_read_symbol",
   "output": {
    "data": "{libref, description, displayModeCount, pinsMode0: int, pins: [{des, name, electrical: 0 Input, 1 IO, 2 Output, 3 OpenCollector, 4 Passive, 5 HiZ, 6 OpenEmitter, 7 Power}], params: [{name, value, hidden}], models: [{type, name, isCurrent}]}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "The SCH Library panel's Model pane can lag behind altium_show_symbol; models[] here is the symbol's own record.",
    "Only mode 0 pins are listed."
   ],
   "related": [
    "altium_symbol_prims",
    "altium_set_params",
    "altium_list_library",
    "altium_show_symbol"
   ],
   "statusVerb": null,
   "summary": "Read a SchLib component back: description, display-mode count, the pins of mode 0 (designator, name, electrical type), every parameter with its hidden flag, and its model links (footprints, 3D, sim).",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "from": "VL53L5CX",
    "libraryPath": "C:/lib/Adom_ToF.SchLib",
    "to": "VL53L7CX"
   },
   "hint": "Then altium_set_params on the clone (its own MPN and comment) and altium_save.",
   "input": {
    "from": "string - existing LibReference",
    "libraryPath": "path to a .SchLib - optional; opened first",
    "timeout": "seconds, default 90",
    "to": "string - new LibReference"
   },
   "longRunning": false,
   "name": "altium_clone_symbol",
   "output": {
    "data": "{from, to, primitives: int, displayModeCount}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "'target already exists' - pick another name or altium_remove_symbol first.",
    "Same library only; there is no cross-library symbol copy."
   ],
   "related": [
    "altium_rename_symbol",
    "altium_remove_symbol",
    "altium_set_params",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Copy a symbol inside the current SchLib under a new name, all display modes included.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "from": "Component_1",
    "libraryPath": "C:/lib/Adom_ToF.SchLib",
    "to": "VL53L5CX"
   },
   "hint": "altium_save, then altium_list_library to confirm.",
   "input": {
    "from": "string",
    "libraryPath": "path to a .SchLib - optional; opened first",
    "timeout": "seconds, default 90",
    "to": "string"
   },
   "longRunning": false,
   "name": "altium_rename_symbol",
   "output": {
    "data": "{renamed: string}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "'to' is NOT checked: an empty or already-used name is applied as given. altium_list_library first."
   ],
   "related": [
    "altium_clone_symbol",
    "altium_rename_footprint",
    "altium_list_library",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Rename a component (LibReference) in the current SchLib.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "from": "PCBComponent_1",
    "libraryPath": "C:/lib/Adom_ToF.PcbLib",
    "to": "VL53L5CX"
   },
   "hint": "altium_save, then re-link symbols that referenced the old name: altium_set_models {footprint: <new name>}.",
   "input": {
    "from": "string",
    "libraryPath": "path to a .PcbLib - optional; opened first",
    "timeout": "seconds, default 90",
    "to": "string"
   },
   "longRunning": false,
   "name": "altium_rename_footprint",
   "output": {
    "data": "{renamed: string}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "'to' is NOT checked: an empty or already-used name is applied as given.",
    "Symbols link footprints BY NAME: a rename silently breaks their models."
   ],
   "related": [
    "altium_copy_footprint",
    "altium_rename_symbol",
    "altium_set_models",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Rename a footprint in the current PcbLib.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.SchLib",
    "symbolName": "VL53L5CX"
   },
   "hint": "The repair step for a symbol with duplicate models: remove, altium_import_part again, altium_save.",
   "input": {
    "libraryPath": "path to a .SchLib - optional; opened first",
    "symbolName": "string",
    "timeout": "seconds, default 60"
   },
   "longRunning": false,
   "name": "altium_remove_symbol",
   "output": {
    "data": "{removed: string}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "No undo through the bridge; the library is unsaved until altium_save, so altium_close_document without saving is the way back."
   ],
   "related": [
    "altium_import_part",
    "altium_cleanup_libs",
    "altium_list_library",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Delete one component from the current SchLib.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "footprintName": "VL53L5CX",
    "libraryPath": "C:/lib/Adom_ToF.PcbLib"
   },
   "hint": "altium_save afterwards. Symbols that linked it keep a dangling model: altium_set_models.",
   "input": {
    "footprintName": "string",
    "libraryPath": "path to a .PcbLib - optional; opened first",
    "timeout": "seconds, default 90"
   },
   "longRunning": false,
   "name": "altium_remove_footprint",
   "output": {
    "data": "{removed: string}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "No undo through the bridge; closing the library without saving is the way back."
   ],
   "related": [
    "altium_remove_symbol",
    "altium_cleanup_libs",
    "altium_list_library",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Delete one footprint from the current PcbLib.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "from": "VL53L5CX",
    "libraryPath": "C:/lib/Adom_ToF.PcbLib",
    "to": "VL53L5CX_HANDSOLDER"
   },
   "hint": "For a footprint from ANOTHER library use altium_xcopy_footprint. Then altium_save.",
   "input": {
    "from": "string",
    "libraryPath": "path to a .PcbLib - optional; opened first",
    "timeout": "seconds, default 90",
    "to": "string"
   },
   "longRunning": false,
   "name": "altium_copy_footprint",
   "output": {
    "data": "{from, to, primitives: int}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "'target already exists' - choose another name or altium_remove_footprint first."
   ],
   "related": [
    "altium_xcopy_footprint",
    "altium_rename_footprint",
    "altium_pcb_report"
   ],
   "statusVerb": null,
   "summary": "Duplicate a footprint inside the current PcbLib under a new name (every primitive replicated).",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "from": "LGA-16",
    "fromLib": "C:/lib/Vendor.PcbLib",
    "to": "VL53L5CX",
    "toLib": "C:/lib/Adom_ToF.PcbLib"
   },
   "hint": "altium_pcb_report {path: toLib, name} to confirm pads and bodies arrived, then altium_save {filePath: toLib}.",
   "input": {
    "from": "string - footprint name in the source",
    "fromLib": "path to the source .PcbLib",
    "timeout": "seconds, default 120",
    "to": "string - default: same as from",
    "toLib": "path to the destination .PcbLib - optional; else the current PcbLib"
   },
   "longRunning": false,
   "name": "altium_xcopy_footprint",
   "output": {
    "data": "{to, primitives: int}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "'open the destination PcbLib first' = pass toLib.",
    "'target already exists' in the destination: pass a different to."
   ],
   "related": [
    "altium_copy_footprint",
    "altium_pcb_report",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Copy a footprint ACROSS libraries: from fromLib into toLib (opened and made current), optionally under a new name.",
   "timeoutSeconds": 120
  },
  {
   "example": {
    "assigns": "1=GND;2=VDD",
    "footprintName": "VL53L5CX",
    "libraryPath": "C:/lib/Adom_ToF.PcbLib",
    "pcbPath": "C:/proj/tof.PcbDoc"
   },
   "hint": "Built for single-part test boards (altium_test_board): iterate on a footprint and re-prove with altium_show_3d_board. altium_save the board afterwards.",
   "input": {
    "assigns": "'padDes=NET;...'",
    "footprintName": "string",
    "libraryPath": "path to the .PcbLib holding the new footprint",
    "pcbPath": "path to the .PcbDoc - optional; opened first",
    "timeout": "seconds, default 240"
   },
   "longRunning": false,
   "name": "altium_swap_footprint",
   "output": {
    "data": "{placed, padsOnComp, bodiesOnComp}",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "There is NO designator argument: on a multi-part board it replaces whichever component the iterator returns first.",
    "Nets come ONLY from assigns (padDes=NET, all pads sharing a designator get the net): pads you do not list end up with no net."
   ],
   "related": [
    "altium_test_board",
    "altium_show_3d_board",
    "altium_footprint_primitives"
   ],
   "statusVerb": null,
   "summary": "Replace the FIRST component on the current board with a footprint from a PcbLib at the same position, re-assigning nets by pad designator. Tracks are untouched, so the wiring survives.",
   "timeoutSeconds": 240
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.SchLib",
    "mode": 1
   },
   "hint": "Select the component first with altium_show_symbol {libraryPath, symbolName}, then one call per mode up to displayModeCount-1.",
   "input": {
    "libraryPath": "path to a .SchLib - optional; opened first",
    "mode": "int, default 0",
    "timeout": "seconds, default 60"
   },
   "longRunning": false,
   "name": "altium_symbol_mode",
   "output": {
    "data": "{mode, displayModeCount, libref}",
    "shot": "{image: base64 png, width, height}",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "There is no symbolName argument: it acts on the component current in the editor.",
    "Leave it on mode 0 when done: the editor keeps showing the last mode to the user."
   ],
   "related": [
    "altium_show_symbol",
    "altium_build_symbol_modes",
    "altium_read_symbol"
   ],
   "statusVerb": null,
   "summary": "Show one display mode (0 = Normal, 1.. = alternates) of the CURRENT SchLib component in the editor and capture a frame. Drives the editor's own mode toggle, because setting DisplayMode alone does not repaint.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.SchLib"
   },
   "hint": "Run once per new library after the first import, then altium_save and altium_list_library.",
   "input": {
    "libraryPath": "path to a .SchLib/.PcbLib - optional; opened first",
    "timeout": "seconds, default 90"
   },
   "longRunning": false,
   "name": "altium_cleanup_libs",
   "output": {
    "data": "{removed: int}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "The SchLib side removes ANY component named Component_1 without checking that it is empty.",
    "removed:0 is normal on a library that was already clean."
   ],
   "related": [
    "altium_list_library",
    "altium_remove_symbol",
    "altium_remove_footprint",
    "altium_save"
   ],
   "statusVerb": null,
   "summary": "Remove the factory-default stray every fresh library carries: Component_1 from the current SchLib and an empty (no pads) PCBComponent_1 from the current PcbLib.",
   "timeoutSeconds": 90
  },
  {
   "example": {
    "libraryPath": "C:/lib/Adom_ToF.SchLib"
   },
   "hint": "Takes effect live, no restart. For a wiki bundle zip use altium_install_library_bundle (unpack + register + proof).",
   "input": {
    "libraryPath": "path to a .IntLib/.SchLib/.PcbLib/.DbLib (required)",
    "timeout": "seconds, default 90"
   },
   "longRunning": false,
   "name": "altium_install_library",
   "output": {
    "data": "{installed: path}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "'library not found' = the path must exist on THIS machine.",
    "Registers the file where it is: moving or deleting it later leaves a dead entry."
   ],
   "related": [
    "altium_install_library_bundle",
    "altium_list_library",
    "altium_show_library"
   ],
   "statusVerb": null,
   "summary": "Register a library file in Altium's Installed Libraries (IntegratedLibraryManager.InstallLibrary) so its parts appear in the Components panel.",
   "timeoutSeconds": 150
  },
  {
   "example": {
    "libpkgPath": "C:/lib/Adom_ToF.LibPkg",
    "output": "C:/lib/out"
   },
   "hint": "Then altium_install_library {libraryPath: <the .IntLib>}. Check the file exists: the reply does not verify it was written.",
   "input": {
    "libpkgPath": "path to a .LibPkg (required)",
    "output": "destination directory",
    "timeout": "seconds, default 300"
   },
   "longRunning": false,
   "name": "altium_compile_intlib",
   "output": {
    "data": "{libpkg, outputDir}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "The LibPkg is opened as a project in the user's workspace and stays open.",
    "success only means the compile was dispatched; verify the .IntLib on disk."
   ],
   "related": [
    "altium_extract_intlib",
    "altium_install_library"
   ],
   "statusVerb": null,
   "summary": "Compile a .LibPkg into an integrated library (.IntLib).",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "intlibPath": "C:/lib/Vendor.IntLib"
   },
   "hint": "Then altium_list_library / altium_read_symbol on the extracted sources.",
   "input": {
    "intlibPath": "path to an .IntLib (required)",
    "timeout": "seconds, default 300"
   },
   "longRunning": false,
   "name": "altium_extract_intlib",
   "output": {
    "data": "{intlib, sources: [path]}",
    "roundtripMs": "int"
   },
   "pitfalls": [
    "sources[] lists EVERY .SchLib/.PcbLib in any open project, not only the ones this call extracted."
   ],
   "related": [
    "altium_compile_intlib",
    "altium_list_library",
    "altium_install_library"
   ],
   "statusVerb": null,
   "summary": "Extract the editable .SchLib/.PcbLib sources from a compiled .IntLib (Altium writes them next to the IntLib and opens them).",
   "timeoutSeconds": 300
  },
  {
   "example": {
    "footprintName": "VL53L5CX",
    "libraryPath": "C:/lib/Adom_ToF.PcbLib",
    "pcbPath": "C:/proj/one.PcbDoc"
   },
   "hint": "Prefer altium_test_board (outline, several parts, nets). bodiesOnComp:0 with libBodies>0 means the body did not copy: report it.",
   "input": {
    "footprintName": "string",
    "libraryPath": "path to a .PcbLib (required)",
    "pcbPath": "path to save the new .PcbDoc - optional",
    "timeout": "seconds, default 90"
   },
   "longRunning": false,
   "name": "altium_place_on_pcb",
   "output": {
    "data": "{pcb, placed, libFile, libBodies, primitives, padsOnComp, bodiesOnComp}",
    "shot": "{image: base64 png, width, height}",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "Every call creates a NEW PcbDoc; without pcbPath it exists only unsaved.",
    "'footprint not found in PcbLib' - names from altium_list_library."
   ],
   "related": [
    "altium_test_board",
    "altium_place_on_sch",
    "altium_show_3d_board"
   ],
   "statusVerb": null,
   "summary": "Place ONE footprint from a PcbLib on a new board and return a proof frame. The single-part predecessor of altium_test_board.",
   "timeoutSeconds": 90
  },
  {
   "example": {},
   "hint": "Read shot.image for the product row (Trial/Full, days left, seat n/n): that lives ONLY on the page. Not licensed -> altium_ensure_licensed.",
   "input": {},
   "longRunning": false,
   "name": "altium_license_status",
   "output": {
    "licenceState": "string",
    "licensed": "bool | null",
    "running": "bool",
    "seatStuck": "'possible' | null",
    "shot": "{image: base64 png, ...}",
    "summary": "string"
   },
   "pitfalls": [
    "It brings up the License Management page inside Altium (when the agent is resident), replacing the view the user had.",
    "One On-Demand seat serves every Altium on the account: 'no seats available' usually means ANOTHER running Altium holds it - altium_close that one."
   ],
   "related": [
    "altium_ensure_licensed",
    "altium_license",
    "altium_instances"
   ],
   "statusVerb": null,
   "summary": "Plain-language answer to 'what Altium licence am I on?': the state from the window title plus a capture of the License Management page.",
   "timeoutSeconds": 60
  },
  {
   "example": {},
   "hint": "success -> drive. errorCode no_seat_available: find the Altium holding the seat (altium_instances here, or another machine) and altium_close it, then call again. errorCode no_licence_on_account: the account has only the Viewer; ask the user (admin assigns a licence, trial, or the other Altium build). errorCode no_author_seat (Develop): every workspace Author seat is taken; ask the user.",
   "input": {
    "allowSignInReset": "bool - if no seat is free, Sign Out (the human must sign back in)",
    "allowTrial": "bool - if no seat is free, open the trial flow in the browser",
    "launchWaitSec": "int, default 240"
   },
   "longRunning": false,
   "name": "altium_ensure_licensed",
   "output": {
    "alreadyLicensed": "bool",
    "licenceState": "string",
    "needsHuman": "string - only for browser sign-in / trial activation / a licence the account lacks",
    "page": "{notUsingLicence, requestAccessBanner, viewerOnly} read off the licence page",
    "seatStuck": "bool",
    "shot": "{..}",
    "steps": "[..]",
    "summary": "string"
   },
   "pitfalls": [
    "One On-Demand seat serves EVERY Altium on the account. A KILLED Altium strands the seat (page shows Seats 0/1 while every claim fails): altium_close releases it, waiting does not.",
    "allowSignInReset:true signs the user OUT and ends with needsHuman (browser sign-in). Use it only when nothing else holds the seat.",
    "It may launch Altium, which raises Altium over the user's work once."
   ],
   "related": [
    "altium_license",
    "altium_license_status",
    "altium_instances",
    "altium_close"
   ],
   "statusVerb": null,
   "summary": "One call to get a usable Altium: launch if needed, then claim a seat (Use License via UIA). Optional escalations: sign out to force a seat release, or start the free-trial flow.",
   "timeoutSeconds": 300
  },
  {
   "example": {},
   "hint": "Follow nextAction and call again until stage is done. Not installed -> altium_install (the staged install verb; its licence stage does the clicks itself).",
   "input": {},
   "longRunning": false,
   "name": "altium_setup_trial",
   "output": {
    "licenceState": "string",
    "needsHuman": "string - when a person must act",
    "nextAction": "string",
    "stage": "install | launch | signin | done",
    "summary": "string"
   },
   "pitfalls": [
    "Signed in but unlicensed, it starts the free-trial flow in the BROWSER and answers trial_needs_browser: a person names the workspace, accepts terms and clicks Activate.",
    "stage launch answers success:true without launching anything: call altium_launch yourself."
   ],
   "related": [
    "altium_install",
    "altium_ensure_licensed",
    "altium_signin_status",
    "altium_launch"
   ],
   "statusVerb": null,
   "summary": "Onboarding state machine: from nothing to a working trial. Each call reports the stage it found (install | launch | signin | done) and the ONE next action; human steps are named, not faked.",
   "timeoutSeconds": 300
  },
  {
   "example": {},
   "hint": "To see WHO is signed in: altium_license {action:'show'} and read the page ('Sign Out' visible = already signed in). Not connected to a workspace -> altium_connect_workspace.",
   "input": {},
   "longRunning": false,
   "name": "altium_signin",
   "output": {
    "currentUserProcess": "object - only when the agent is resident",
    "licenceState": "string",
    "licensed": "bool | null",
    "running": "bool",
    "workspaceConnected": "bool",
    "workspaceMenu": "string"
   },
   "pitfalls": [
    "Despite the name there are no credential arguments and nothing is typed or clicked.",
    "Never ask the user for their Altium password: the browser flow is theirs."
   ],
   "related": [
    "altium_signin_status",
    "altium_license",
    "altium_connect_workspace",
    "altium_install"
   ],
   "statusVerb": null,
   "summary": "Report-only alias of altium_signin_status: it does NOT sign anyone in. Signing in to Altium is a browser flow only the human can complete.",
   "timeoutSeconds": 300
  },
  {
   "example": {},
   "hint": "workspaceConnected:false -> altium_connect_workspace opens the picker. The signed-in account name is on the License Management page: altium_license {action:'show'}.",
   "input": {},
   "longRunning": false,
   "name": "altium_signin_status",
   "output": {
    "currentUserProcess": "object - only when the agent is resident",
    "licenceState": "string",
    "licensed": "bool | null",
    "running": "bool",
    "workspace": "null - the name is not read",
    "workspaceConnected": "bool",
    "workspaceMenu": "string"
   },
   "pitfalls": [
    "workspaceConnected is inferred from the ABSENCE of a 'Not Connected' menu item: a UIA miss reads as connected."
   ],
   "related": [
    "altium_connect_workspace",
    "altium_license",
    "altium_license_status"
   ],
   "statusVerb": null,
   "summary": "Account and Altium 365 workspace connection as Altium's own UI reports it: licence state from the title, and whether the workspace menu reads 'Not Connected'.",
   "timeoutSeconds": 60
  },
  {
   "example": {},
   "hint": "Click the wanted row with ab's desktop_click {space:'image', shotId, x, y} straight away, then altium_signin_status to confirm.",
   "input": {},
   "longRunning": false,
   "name": "altium_connect_workspace",
   "output": {
    "picker": "{hwnd, title, className: TWorkspacesForm, rect}",
    "shot": "ab desktop_screenshot_window reply: image + coordMap/shotId",
    "windowEtiquette": "background"
   },
   "pitfalls": [
    "picker_not_open usually means Altium is ALREADY connected (the menu shows the workspace name).",
    "The picker is a popup: it closes on focus loss, so click before doing anything else.",
    "A workspace with no free Author seat connects view-only: new documents then fail with view_only_no_author_seat."
   ],
   "related": [
    "altium_signin_status",
    "altium_a365_status",
    "altium_license"
   ],
   "statusVerb": null,
   "summary": "Open Altium's workspace picker (the 'Not Connected' menu) and return a screenshot with a coordMap. The list is a custom control with no UIA children, so the caller clicks the row.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "workspace": "acme.365.altium.com"
   },
   "hint": "Then altium_a365_status to prove the token is live. Preferred over a manual token: altium_a365_oauth_begin {clientId, workspace}.",
   "input": {
    "token": "string - optional developer token",
    "workspace": "string - e.g. acme.365.altium.com (required unless already stored)"
   },
   "longRunning": false,
   "name": "altium_a365_configure",
   "output": {
    "hasToken": "bool",
    "workspace": "string"
   },
   "pitfalls": [
    "The token is written to a365.json in the bridge cache: altium_uninstall deletes it, altium_a365_logout removes it.",
    "Never echo a token back to the user or into a log."
   ],
   "related": [
    "altium_a365_status",
    "altium_a365_oauth_begin",
    "altium_a365_query"
   ],
   "statusVerb": null,
   "summary": "Store the Altium 365 workspace domain and, optionally, a Bearer token created by hand in the workspace web UI (Admin - Developer). Local-only; tokens never appear in replies.",
   "timeoutSeconds": 15
  },
  {
   "example": {
    "clientId": "<your Altium-issued client id>",
    "workspace": "acme.365.altium.com"
   },
   "hint": "Open authorizeUrl in the user's EXISTING browser only after this returns, then poll altium_a365_oauth_status until status is authorized.",
   "input": {
    "clientId": "string - an Altium-issued public OAuth client id (or the stored one)",
    "selectWorkspace": "strict (default) | optional | none",
    "timeout": "int seconds, default 300 - how long to wait for the consent",
    "workspace": "string - e.g. acme.365.altium.com (or the stored one)"
   },
   "longRunning": false,
   "name": "altium_a365_oauth_begin",
   "output": {
    "authorizeUrl": "string",
    "status": "waiting",
    "workspace": "string"
   },
   "pitfalls": [
    "a365_client_id_required: OAuth clients come from Altium's Developer Center enrollment. Never reuse a first-party client id.",
    "a365_oauth_in_progress: one flow at a time - altium_a365_oauth_cancel the old one first.",
    "The consent page is the human's step; tokens never appear in any reply."
   ],
   "related": [
    "altium_a365_oauth_status",
    "altium_a365_oauth_cancel",
    "altium_a365_status"
   ],
   "statusVerb": null,
   "summary": "Start the Altium 365 OAuth (PKCE + ActionWait) sign-in: the bridge starts listening FIRST, then returns the authorize URL for the user's browser. Works with Altium closed.",
   "timeoutSeconds": 30
  },
  {
   "example": {},
   "hint": "Poll every few seconds while waiting. authorized -> altium_a365_library_overview proves the workspace-scoped token. error -> read errorCode, then altium_a365_oauth_begin again.",
   "input": {},
   "longRunning": false,
   "name": "altium_a365_oauth_status",
   "output": {
    "claims": "object - unverified token claim summary (authorized)",
    "error": "string (error)",
    "errorCode": "string (error)",
    "status": "idle | waiting | authorized | cancelled | error",
    "workspace": "string"
   },
   "pitfalls": [
    "success is false only for status error; waiting and idle are success:true.",
    "State lives in bridge memory: a bridge restart mid-flow reads idle."
   ],
   "related": [
    "altium_a365_oauth_begin",
    "altium_a365_oauth_cancel",
    "altium_a365_library_overview"
   ],
   "statusVerb": null,
   "summary": "State of the OAuth flow started by altium_a365_oauth_begin: idle | waiting | authorized | cancelled | error.",
   "timeoutSeconds": 10
  },
  {
   "example": {},
   "hint": "Poll altium_a365_oauth_status until it reads cancelled, then altium_a365_oauth_begin again if wanted.",
   "input": {},
   "longRunning": false,
   "name": "altium_a365_oauth_cancel",
   "output": {
    "alreadyStopped": "bool",
    "status": "cancelling | <current status>"
   },
   "pitfalls": [
    "The worker notices the cancel between long-polls (up to about 75 s)."
   ],
   "related": [
    "altium_a365_oauth_begin",
    "altium_a365_oauth_status"
   ],
   "statusVerb": null,
   "summary": "Cancel a waiting OAuth flow.",
   "timeoutSeconds": 10
  },
  {
   "example": {},
   "hint": "Call when altium_a365_query answers a365_graphql_http 401 or altium_a365_status shows tokenLive:false, then retry.",
   "input": {},
   "longRunning": false,
   "name": "altium_a365_refresh",
   "output": {
    "claims": "object - unverified token claim summary",
    "workspace": "string"
   },
   "pitfalls": [
    "a365_refresh_not_configured = no OAuth grant stored (a manual developer token cannot be refreshed).",
    "a365_refresh_failed usually means the grant was revoked: altium_a365_oauth_begin again."
   ],
   "related": [
    "altium_a365_status",
    "altium_a365_query",
    "altium_a365_oauth_begin"
   ],
   "statusVerb": null,
   "summary": "Exchange the stored refresh token for a new access token (and store a rotated refresh token if one comes back).",
   "timeoutSeconds": 60
  },
  {
   "example": {},
   "hint": "altium_a365_status afterwards should read hasToken:false. Sign in again with altium_a365_oauth_begin.",
   "input": {},
   "longRunning": false,
   "name": "altium_a365_logout",
   "output": {
    "revoked": "bool - a remote revocation happened",
    "workspace": "string"
   },
   "pitfalls": [
    "If the remote revocation fails (a365_revoke_failed / a365_network_error) the LOCAL tokens are kept on purpose: retry.",
    "This is the Altium 365 API grant only; it does not sign Altium Designer out or release a licence seat."
   ],
   "related": [
    "altium_a365_status",
    "altium_a365_oauth_begin",
    "altium_uninstall"
   ],
   "statusVerb": null,
   "summary": "Revoke the refresh grant at Altium and remove every cached OAuth token. Workspace and client id stay configured.",
   "timeoutSeconds": 60
  },
  {
   "example": {},
   "hint": "hasToken:false -> altium_a365_oauth_begin (or altium_a365_configure {token}). tokenLive:false with hasRefreshToken -> altium_a365_refresh. Live -> altium_a365_library_overview / altium_a365_query.",
   "input": {},
   "longRunning": false,
   "name": "altium_a365_status",
   "output": {
    "clientConfigured": "bool",
    "configured": "bool",
    "endpoint": "string - the GraphQL URL",
    "hasRefreshToken": "bool",
    "hasToken": "bool",
    "probe": "object - probe data or error",
    "tokenLive": "bool",
    "workspace": "string | null"
   },
   "pitfalls": [
    "Independent of Altium Designer: this lane works while X2.exe is closed and says nothing about the desktop licence seat."
   ],
   "related": [
    "altium_a365_oauth_begin",
    "altium_a365_refresh",
    "altium_a365_query",
    "altium_a365_configure"
   ],
   "statusVerb": null,
   "summary": "Is the Altium 365 lane configured, is there a token, and is it LIVE (probed with a one-row GraphQL query)?",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "query": "{ desProjects(first: 10) { nodes { name } } }"
   },
   "hint": "Discover fields first with altium_a365_library_schema (or https://<workspace>/api/voyager). a365_graphql_http / a365_network_error -> altium_a365_status, then altium_a365_refresh.",
   "input": {
    "query": "string - GraphQL (required)",
    "timeout": "int seconds, default 60",
    "variables": "object"
   },
   "longRunning": false,
   "name": "altium_a365_query",
   "output": {
    "data": "object | null",
    "errors": "[..] | null"
   },
   "pitfalls": [
    "success is false whenever the reply carries errors[], even with partial data.",
    "Mutations change the user's shared workspace for everyone: know the rollback/delete mutation before running one.",
    "a365_not_configured = no workspace or token stored."
   ],
   "related": [
    "altium_a365_library_schema",
    "altium_a365_library_overview",
    "altium_a365_refresh",
    "altium_a365_files_upload"
   ],
   "statusVerb": null,
   "summary": "Run one GraphQL query or mutation against the workspace's GraphQL gateway (https://<workspace>/svc/napi/gateway/graphql/) with the stored token.",
   "timeoutSeconds": 60
  },
  {
   "example": {
    "filePath": "C:/lib/Adom_ToF.SchLib"
   },
   "hint": "Pass fileId straight into the matching mutation via altium_a365_query {query, variables}. Do not parse or persist it.",
   "input": {
    "filePath": "path on THIS machine (required)",
    "maxBytes": "int, default 104857600 (100 MB)",
    "timeout": "int seconds, default 120"
   },
   "longRunning": false,
   "name": "altium_a365_files_upload",
   "output": {
    "expiresAfterHoursInactive": "24",
    "fileId": "string - opaque"
   },
   "pitfalls": [
    "a365_file_not_found: the path must be on the bridge's machine - stage it with send_files.",
    "The id expires after 24 h of inactivity."
   ],
   "related": [
    "altium_a365_query",
    "altium_a365_library_schema"
   ],
   "statusVerb": null,
   "summary": "Upload one local file to the workspace's Files Service and get a temporary opaque file id to pass to a library mutation.",
   "timeoutSeconds": 120
  },
  {
   "example": {},
   "hint": "The proof that a fresh OAuth token is workspace-scoped. Then altium_a365_library_schema before attempting any mutation.",
   "input": {},
   "longRunning": false,
   "name": "altium_a365_library_overview",
   "output": {
    "data": "{desLibrary: {name, description, updatedAt, components: {nodes: [{id, name}]}, footprints: {totalCount}, symbols: {totalCount}}}",
    "errors": "[..] | null"
   },
   "pitfalls": [
    "Same error codes as altium_a365_query (a365_not_configured, a365_graphql_http, a365_network_error)."
   ],
   "related": [
    "altium_a365_status",
    "altium_a365_library_schema",
    "altium_a365_query"
   ],
   "statusVerb": null,
   "summary": "One fixed read-only query: the workspace library's name, description, update time, component ids/names and footprint/symbol totals.",
   "timeoutSeconds": 60
  },
  {
   "example": {},
   "hint": "Pick the mutation, understand its input types AND its rollback/delete counterpart, upload inputs with altium_a365_files_upload, then altium_a365_query.",
   "input": {
    "timeout": "int seconds, default 60"
   },
   "longRunning": false,
   "name": "altium_a365_library_schema",
   "output": {
    "mutations": "[{name, description, args: [{name, type}]}]",
    "queries": "[{name, description}]"
   },
   "pitfalls": [
    "A name filter over introspection: a relevant field named differently is not listed - the full schema is at https://<workspace>/api/voyager."
   ],
   "related": [
    "altium_a365_query",
    "altium_a365_files_upload",
    "altium_a365_library_overview"
   ],
   "statusVerb": null,
   "summary": "Read-only schema map: the GraphQL queries and mutations whose names mention lib, component, symbol, footprint, part or datasheet, with mutation argument types.",
   "timeoutSeconds": 60
  }
 ]
}