Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DX2786-3.3V

Dersem · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOP-8

DX2786-3.3V from Dersem, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUT1 output LDO output pin for the second output rail, set to 0.66 x VOUT per the datasheet; absolute max VOUT/VOUT1 pin voltage is -0.3 to 7 V (page 3).
2 GND power_in Chip ground reference pin.
3 VOUT output Main LDO output pin; the output voltage is internally set to 5 V, 3.3 V or 2.7 V depending on version (3.3 V: 3.2 to 3.4 V; absolute max VOUT pin voltage -0.3 to 7 V per page 3).
4 VDD power_in Chip supply pin: energy storage capacitor is connected from this pin to GND, and input energy is passed to the LDO output stage; VDD turn-on is 7.6 to 8 V, undervoltage 1.2 V, and absolute max supply voltage 9 V (page 3).
5 Drain power_in Internal power MOSFET drain connected to the AC input through the high-voltage start-up path; it supplies energy to the stage when the input voltage falls within the charging window; absolute max drain voltage 650 V (page 3).
6 Drain power_in Internal power MOSFET drain connected to the AC input through the high-voltage start-up path; it supplies energy to the stage when the input voltage falls within the charging window; absolute max drain voltage 650 V (page 3).
7 Drain power_in Internal power MOSFET drain connected to the AC input through the high-voltage start-up path; it supplies energy to the stage when the input voltage falls within the charging window; absolute max drain voltage 650 V (page 3).
8 Drain power_in Internal power MOSFET drain connected to the AC input through the high-voltage start-up path; it supplies energy to the stage when the input voltage falls within the charging window; absolute max drain voltage 650 V (page 3).

Key specifications

Parameter Value
Manufacturer Dersem
Package SOP-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: DX2786-3.3V
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: dx2786-3-3v-etched.step / dx2786-3-3v-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dx2786-3-3v.step / dx2786-3-3v.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Dersem datasheet (8 pp, sha256 bec10718ac70eecc, retrieved 2026-10-10, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF